�� � � � B �~ �~ �� �) �� �) 0 �
> \ v � � � � � %�
G� c� �� �� h �� V� \� @ �� ` � H� � � À � � � � ˀ � @
� Ԁ \� V� v� @ ` �� � � � � � � ' �6 �� $ � �3 @ � � �� � & �
� � � $ � �3 @ r� � & � *� @ [ 8) � � � B� �A � L @ N� 8 � r� 8 � [� 8 7) � L @ � l� @ �� *� �� /� @ �� 5� � �� 9� � �� ;� =� @ Ձ ?� � � ?� �
� �� � �X $� � L @ $ �� � � � �x .� @ � � � À 4 � � 4 @ ˀ � V� \� @ ^ `
� L � �� ��
#� $� '� )� !� %� � ' ( � �# � �X � @ gu H� � �� K� � *� W � 3 M� 6� M� @ ٣ M� � I� 8 � � N� =� @ M� 8 ` W� � � b� / � i� � v� � �� I �� � @ E� L @ �� L � �� � @ �� L @ �� 8 � ق P�
� � @
� � `
�� �
� L �
&
� @ � ` '� @� � 3� � @. D� � @/ T� R� 0 g� T� @0 o� G� �0 �� U� �0 �' � 1
%� (� �� ! � �� 8 �� 8 �� 8 �� 8 �� 8 ʃ 8 ( ߃ 8 0 � 8 8 � 8 @ � N� � � � � �
� )� @ �� � � &9 L � T� M� @ 3� � � �e � @ >� � � J� � @ Q X � ]� W � i� L m� � � yq L � �U � v� L � 7� L @ �� � �� � WE �
�� � �� � � � "� �x �! ҄ ( v� 0 ݄ M P � M p � � � � �� 8 � � 8 � � 8 �
+�
.� )� ,� -� � ( � )� 1� <� G� V� e� t� �� �� �� ��
�� Ʌ
� � � � #� 3� C� R� d� t� �� �� �� �� ͆ ކ � ��
� � ! +� " ;� # J� $ V� ����a� ����j� ����
0� $� 2� 4� u� " x ͂ �� �� 0 �� @ �� P �� ` �� p �� � �� � �� � ʇ � � Ї � ۇ � �� � 0 � @ +� P 7� ` B� p P� � b� � r� � �� � �� � �� � �� � ' � �� 8 � � L � � � + 0� � ň Yg �
3� 1�
$� 7� 8� ڈ �x �# � �X $� @ � 8 � �� 8 � � 8 � � 8 � &� �� � -� �� 3� @ A� �� � L� � ]� �� j� A� @ v� �� � �� � 6�
$� 7� 8 :�
7� $� <�
7� >� �� i X � �� � j� A� � �� � 3� � �� � � � � ʉ � щ L � ى � @ 3� ` � H$ � �� L
� � � � � 2� � >� L
K� �
[� L �
f� j @ g� ` q� L � {� L �� L � &�
0�
�� @
�� `
� B� �
�� 8 �
�� 8 �
Ŋ 8 �
ӊ � � @ � L @ � D� � � D� � D� @ +� D� � 9� D� � N� D� b� D� @ m� D� � x� D� � �� D� �� D� @ �� D� � �� D� � �� D� �� D� @ ɋ D� � ڋ D� � � D� �� D� @ � D� � � D� � (� D� 9� D� @ U� D� � x� D� � �� D� �� D� @ ʌ D� � � D� � � D� � D� @ $� D� � ;� D� � U� D� l� D� @ �� D� � �� D� � �� D� ˍ D� @ ۍ D� � � D� � � D� � D� @ 2� D� � L� D� � Y� D� l� D� @ �� D� � �� D� � �� D� Î D� @ ގ D� � �� D� � � D� 9� D� @ V� D� � r� D� � �� B ! �� B ! �� 8 @! ɏ 8 H! � 8 P! �� 8 X! � 8 `! &� D� �! 9� D� �! M� B " Z� B " h� 7� @" v� F� �" � � �� x � L $ �� � B � � � � .� B � �� c � �X $� �� L @ C�
�� E� o� �� ͐ � �� � L � W � V � � %� � �J X� Z� @ 0� \� � :� ^� � ^� A� `� @ L� \� � G@ b� � X� g� j� i� @ }� k� � �� m� � �� o� �� r� @ Ǒ t� � ב w� � � {� <� @ T� ` j � � / � a[ / =� @ �� ~� � � � z� �
I� J� � ( �" ' �� � @ �X $� � �� � � �' � L� P� � H �X $� � � @ (� "� � , K � @ {N I � G � �� � 6� � #� @� L� @ W� 3� � �� %� @ .x 8 � ' & � R� L ^� � � O� n� � �& � �� �� @ Q� �� S� W� �� Ò Β ݒ � �� � @ � � 5� F� \� k� y� �� �� �� @
$� W�
$� '� Y�
$� '� [�
$� ]�
$� '� 8 _�
M� a� �� ` {N � �� �X $� @ Q X � Γ �� � � > � � �M Kx @ ד Mx � k( hx � � gx � �� � � ��
L @
�" �� �
c�
f� $� > c� e�
$� '� B B � h�
$� '� � j�
f� $� Kx l�
f� $� Mx � n�
'� $� q� � p�
'� $� B c s�
U� v� ^� u�
y� '� z� � 8 � �� � �� @ ^ W � 7� X � Ҩ �w �� @ %� � � x� .� C. �� � �� @ � �
|� }� =�
P� \� j� u� �� �� �� �� �� �� ͔ l
y� �c ��
y� �� Ԕ
� �� t @ � � � �� � �> L � L � r& � � � � �� � � �B @ � � � �
�� � � '� �� � L @ 4� �� � Do � >� � � I� � T� @ ��
�� � � �� �� `� � �& � t� �� @ |� � � ٽ W � �� �� �� ̕ � x �3 �� �� @ J' �� � �� �� � O� �� V5 �� @ eM �� � � �� � -\ �� �M �� @ �� � �� �� � + �� �] �� @ �& f �
��
f� ��
f� '� ��
f� '� ��
y� �� d� ��
Kx f� ��
f� ��
� f� ��
f� ax ��
f� ax ��
f� v ��
�� f� ��
> f� �� � V ~ , # @ �! L � �! L �� �� � �
#�
Q� Y� /� 0 7� �� B� #� �� T� 6 B ' B ~� �� @ {N � � d� � � l� , ~� �� @ �� �� @ �� D� @ @ �� X $ �� �X $� �� L @ �� L � �6 > @ � W � �� �� Ԗ � � � � 4� R� k� �� �� �� ۗ � �� � &� :� N� [� q� �� �� �� Θ � �� � /� D� sz 8 S� 8 ]� sz 8 f� 8 s� �� ~� �� 8 � 8 �� 8 �� �� �� @ ę ` Ι h � p �� ` � ��
� @ � @ )� @ Ι H ę P 7� �� ` ?� O� d� x� �� �� ǚ � �� � � *� 8� F� `� x� �� �� ̛ ۛ �� � 9� X� w� �� �� Ӝ � � /�
O� s� ��
�� � � � � �� �� .� @ ۗ �� ` 2� � D� � R� H � ^� .3 n� @ }� 8 ` �� 8 h �� 8 p �� 8 x �� 8 � ƞ � � � �� � ƞ �� � � 8 � � �� � � �� .� @ ?� H Q� ` ]� � � b� � �* � k� �� *� /1 �k @ �� ` �� 8 �� � ǟ � �e �� @ ԟ � �A � ت � � @ �� ` � � � � � @ � wg q} 8 � ڞ �� 0� �� �� ƞ �� 8� Q� �� _� �� j� 8 {� @ �� Vg ` �� � �� � 4 �� �� �� @ �� �� � ɠ �� � \! 7� @� �� @ �� �� � ՠ 8 @ ň Yg ` �� � � � �� � � � � �� � �� @ (� � :� � B� �� � Z� �� � ƞ ��
�� n� G � �X $� �� � @ � � � �� � � L |� L � $ �� � / � @ �" @ �� ` �� � �� 8 � ˡ 8 � �� 8 � ޡ 8 � � �� � ף L + �� � � L � � �� @ � � � � �� � ~� ��
ۍ D� @- +� D� �- @� D� �- T� �� . :� @. b� D� �. s� � �. �� / �� D� �/ �� D� 0 ܢ D� @0 � �0 � �0 v� � �0 �� � 1 r� �� 4 � �� @4 � � �4 )� �5 7� �5 I� �� 6 Q� � @6 U� � @: _� �6 @; o� � `; }� � �; �� J� < �� @< �� `< �� 8 �< �� �< ң � �< \! � = � �� @= � 8 �= �� � �= � 8 > � > $� > /� > :� > E� � 0> Q� � @> ]� � �> B� �� �> ƞ � @? g� � �C
�� �� r� p �X $� # � @ � L � � / � @ $ �� 3 � �� � @ �" � 7� � @� � .x 8 � �A 3� W� 3� � f[ � n � � b� � {� B
�� @
v� d� �
~� �� �
�� D� . \! K� @. �� L �. �� � / ң � @/ �� /� �/ ¤ �1 Ф � �1 ۤ 2 � � @2 �� f� @3 �� �
� �X $� � L @ $ �� � � / � � �" � B @ /� B ` �� �� � ?� L � � q� @ v� s� � ң � � �� L� � �� �� �# � @ \� � f� � `I � n� L � �7 3� {� 8 @ �� �� X 4 �� �
8 @ �� � �� L � �� #� �� 9x @ Ü W � �� �� å m] �� �� �� @ �j �� � � �� �
��
�� ��
�� �� �� �� � �� � ��
�� ��
�� 8 �� � +� �� @� �� @ P� �� � `� �� �
��
0� �� 2� �� ��
�� Sg ��
�� Sg , > �� j�
��
�� �� �� �� s� � � �� e( �� @ �� �� � r� �� � �� �� �
�� @ �� �� � �� �� � �� �� �� � @ Ȧ � � ݦ � � � � �
� @ � � � G@ � �
��
�� ��
�� �� 8 ��
�� B B ��
�� D� ��
� �� �� ��
�� � �
�� � D� �
�� � D� c �� �
y� � �
�� �� �
�� �
� *� ` � � w� 8 ;� 8 M� 8 [� V
@ [
` v� � � � r& 8 � � 8 � ,� 8 � �e 8 � r� �� � g� 2� ]h {� �� @ �� �� � �� 8 � �� H � � �� � @ V � � ħ � � ϧ � � F
8 ާ �� ` V � ޞ �� � � �2 x �) � @ �� � � � _� � @ �� �� � �
�� � :� {N � �X $� @ 6 � / � � � I� �X $� h� �� @ a� 0 V � x� � H� � @ �� H M 3 �� � @ �7 !� � �N 9x � ��
'� �g L @ �� L �
3 � � �� ( �& �" @ �" � è � �? $ � ͨ � �? � Ѩ x $ � #� @ & � �7 #� � � �
� 8 � � '� &� )� � '� � � @ 4� I � >� Q� k� �� �� �� ͩ � �! L V � � LL ,� � ީ .� � @ V� )� ` �� (� � � I @ ¤ � F� 9x � -� ;x � � � � 9x "� t @ �� 8 � ,� � 8� � K� � X� 8 �� /� V � @ e� 0� � t� L � }� � @ +� �� 8 � A� �� @ �� I ` gK # � � � �� �� B� @ Ǫ � � ժ K @ � � � � �� � � � L @ � � � )� � |� � 4� I @ �d 8 ` ;� 8 h G� 8 p T� 8 x �X � � /� -� *� b� � �D 2x �N 2x �K �
9x @ �� /� � V � � W r� ;x �D |� � 6 �� @ �� /� � �� 4� � �r 0� �� )� @ �� ` �� � �� I � $ &� � �! L 2� � -� ;x � �� � @ 1� ʫ ݫ �� � *� @� :� L� <� @ T� >� � a� @� �
6�
9x 9� 0� 3� 8�
9x 9� ;�
5� 9� =�
9� ?� 7� ,� j� @ �� � � M � �� L �� j0 � � > � �3 > � �� @ �� L �� L � � E� �� > @ �� > � �N 9x � C� �� Ȭ ۬ � � � /� @� U� n� �� �� �� ǭ � �� � (�
=� R� l�
�� �� �� Ʈ ܮ � ( �� J� �� B @ � � mG � � B D� � � �� L� @ /� @ *� x � � N� @ lp B � 3%
I � � 8 � >� P� F� @ O� � ^� @ V � ` JN ox � � n� }� �� � @ � �� � O� �� P $ 2x �
S� �� @ �� ? @ }` �� � �� @ �� M� � �� -� @ ȯ �� �
� @ ѯ � ۯ � � �� @ �� � h� � � � � � @ � � � B � Y � '� .� �� @ #� ` � � 5� �� � =� J� W @ R� � [� � h� w� 8 �� 8 ( �� @ �� � �� � �� �� @ а � ߰ � � � � � �� � � � � 0� @ >� � P� � b� r� z @ �� � �� � �� � �� 9x �� 8 @ �� 8 H α ` ֱ � � � � � 8 � B
� �� @ � 8 � � � ,� � R� 8� / P ' G� / B �� @ J� 8 ` ]� 8 h k� 8 p �� � �� W� � �� W� �� Y� @ �� _� � �� _� � Ʋ ֲ � a� @ � c� � �� Y� � � e� � Y� @ &� g� � 6� i� � @� k� H� m� @ S� Y� � `� Y� � k� o� r� q� @ �� Y� � �� Y� � �� Y� �� m� @ �� s� � ij u� � γ u� س w� @ � y� � �� {� � � }� � i� @ '� Y� � 5� � � E� }� P� }� @ Y� }� � e( �� � b� Y�
v� �� @
T�
S� V�
S� X�
[� \� ^� � ]� �� � $ 3� 5� a� � �� Y� �� Q� �� 9x � �� B � ϴ B � � 8 � 8 � 8 � @ � � �� � $� B � -� B � 6� B
?� B
H� B @
P� B `
�� �
X� �
`� l� @ v� � }� � �� 8 �� B �� 8 @ �� B ` �� �� � I� Z�
S� \� ^� B `�
S� b�
S� d�
S� B B B B B B B f�
S� h�
S� # j�
S� B l�
S� ^� n�
S� p�
S� 8 r�
S� B B t�
S� B B B v�
S� B B B B x�
S� 8 8 z�
S� |�
S� 8 ~�
S� ��
8 S� �� �� � 0� �X � e� _ @ �� %� � ̵ �� �1 е y� @3 յ �� �3 ݵ � �3 �^ B �3 � B 4 � B 4 @4 �� �4 4/ �4 � z� 5 �j 8 @5 � 8 H5 � 8 P5 .� �5 �+
@6 6� {� 7 >� � ; Q� � �; h� � < s� � = �� � > �� 8 @E �� 8 HE �� 8 PE Ķ A �E ɶ B �E Ӷ B �E � � F �� H � @H � W �H � � �H "� f� I .� � �I ;� R� �I D� S� J M� � @J [� R� �J e� S� �J o� R� K z� S� @K �� V� �K �� Y� �K �� Z� L �� [� @L �� \� �L ɷ _� �L ٷ � M � R� @M �� S� �M � � �M � R� N � S� @N &� � �N 6� R� �N B� S� O N� � @O ^� R� �O j� S� �O v� � P �� b� @P �� e� �P �� �� �P ͂ 5� R �� !� @_ �� �� � �� � @� Ƹ �� �� Ѹ |� �e � � � �� @� � Q� � �� 8� �� � K � � K @� � K �� +� I �� =� I � � w� � O� 8 @� f� }� �� y� �� �� �� @ �� O� � �� O� @ �� O� �� O� � �� O� � Ź O� @ Թ O� ¤ � � �A ~� @ �� 9x �A � 8 �A �� � B � �� @z W� �� �a
� n� @�
�� �� ��
� 6 "� @6 +� A� �6 )�
I� 9 0� ?� �9 6� � : <� � �: C� �� ; G� )� �� L� 0� R� �� @ V� �� �� Z� �� �1 ^� �� � c� �� > g� �� �_ p� 8 �� �^ �� � �
3� �� �� X� �k �� ,� l �� �� �l# �� � |# � S� ~# �� 8 �\$ �� 8 �\$ �� 8 �\$ �� �� �\$ �� �� �$ �w '� �$ ĺ �� ��$ Ⱥ ^� �$ ̺ *� @�$ Ѻ �� �( ۺ B �( � �( �� � @�( � , @�( � K @�( � K ��( (� K ��( [ �� �( 6� h� * =� @+ $� �� @C+ O� 8 @v+ \� � Hv+ h� 8 Hx+ s� 8 Px+ y� 8 Xx+ � 8 `x+ �� w) �x+ �� �� �x+ h� �� �x+ �� � �~+ �� �+ �� �+ ѻ L �+ ܻ # ��+ � # ��+ �� # �+ � # @�+ � # ��+ �� ��+ � 8^ �+ =� 8 �+ F� 8 �+ N� 8 �+ ]� �� @�+ f� I ��+ �� l ��+ �� B �+ �� B �+ �� 8 @�+ ʼ 8 H�+ f ��+ � U ��+ � 8 �+ � �� �+ � i� @�+ #� 8 �G, 8� L H, A� �� �H, H� �� �H, U� � I, e� 8 J, r� B J, �� @J, ~� 8 @K, �� B `K, �� 8 �K, �� 8 �K, �� 8 �K, ƽ 8 �K, ܽ 8 �K, � 8 �K, � 8 �K, � � �K, �� � �L, 7� �� M, A� �� �, J� 8 @�, �� U� Y� � c� u� �� �� @ �� �� � �� �� @ �� �� � � �� b� �
�� @ �H �A � �� �� @ .� � �� �� 8 ľ �� Ҿ @ � � �� �� � � W � ^ @ �� � � -� B & @ �r *� � JN �x @ 3� � {N � e �� @ >� � L� � �� � 7Y � t� �� @ `� 8 @ s� A ` �� A � � I � �� � �� �� B @ �� �� � ǿ � }` �� V � @ ֿ � @ � �� �� �� ( �� K
� �� � � $� 6� G� U� �g L ' �� � b� ( �3 �� �3 �� @ |� �� � �� �� � R� ��
��
�� �� �� �� �� �� x �� 8 �� 8 Ǧ �� @ � � � �� � K� � �@ 9x @ �" �H � � �� �� � $ c� Ǧ �� ' �� @ �� B ` �� �� � d� � � � �� � �� @ [ 8 � � �� � V�
��
� @
�� � @ �� � � �� N� B @ B `
�� �� �� �� P t � > @ N� B � �� B � �5 �� � e�
�� � �" �� � ��
�� �� ��
8 �� �� �� > ��
�� y� �� �
H �K L � �� � � �� � � �� � %� R� � Z� �� � F� � A 1� L @A =� @ �A �� B �� �� I� g W � G @ �L 8 � �X �� � [� � �� G �� @ q� pk �� �� L �� �� �� 8 Z� �� �� @ �X �� ` �� L � V � � L @ �� H �X � �= @ �� 8 ` � 8 h �X �� � �� h � �� �� �� � p � �� � �� @ � �� � � �� � #� �� 5� �� @ �@ �� � A� �� � S� �� _� �� @ n� �� � z� �� � �� �� �� �� @
��
�� �� B �� ��
�� �� �� �� �� r� 8 �� 8 �� 8 �� 8 7 8 k( hx @ �� � ��
�� �� ��
8 �� �� ��
�� �� �� �� � �� �� @ ��
�� 8 �� �� �� �� ��
�� ��
�� �� ��
�� �� ��
�� ��
�� W �� �� �� � � 0� C� R� � c� s� �� � �� �� W K � @ �� �� � e�
�� � �� ��
$� W '� �� �� �� �� �� �� � $ � B &� B 4� B @ ?� B ` J� B � U� B � f� B � y� B � �� B �� � h� � B h� @ w� 8 ` �� 8 h ȯ �� � �
N� � � �� @ �� N� � �� � �� N� .x 8 @ �� ` �� �� � �� � � �� � � �� �� � �� @ !� �� � .� �� �
��
�� �� �� ��
�� �� �� �� 7� P ��
�� )� @ ��
` G� � � � O� � V� X� @ �� ` � � d 4 � f� ?^ @ ��
�� ��
�� �� �� o� �� �� �� q} �� h �� @
�� �� �� xl �� P�
�� P� �� ��
�� P� �� �� �� �L 8 W� V � @ � �� � y7 8 � ��
�� � �� �� �
�� �� @ �� �� �� �� � � � � !� O� � \ � `� � *� B @ :� @ S� 8 @@ �� �� e� p� z� �� ��
�� �� �� ^ � @ �� `
�� �� o � 6 �� @
�� �� ��
h �� � �� � @ �� � � z � � �
� � � @ "� � � �� � � � � e( � @ t � � 3� � � C� �
�
8 �� �
�� �
�� �
�� �
�� �
��
�
�� S� �
8 �� B � X� t� B �� B �� B @ �� B ` �� B � �� B � �� B � �� = h �� �� �� @ �� N� � �� H � � � �� @ %� � :� N� � A� � I� @ Z� �� � g� � y� N� �� @ �� � ` � � � �� �� �� @ �� ` � � � � >� � U� � p� �� �� @ �� ` �� � � � )� � C� � Y� o� �� @ �� ` �� � �� � � z � '� z 8� � @ O� � � e� � � {� � �� � @ �� � � �� � � �� � �� � @ �� � � �� � � � �
� 8 @
'� �� �
7� �
M� W ^� �� @ i� � z� W � �� 8 �� � �� 8 � � �� �� �� �� 0 �� � �� � @ � � � � � � � � )� � @
� ?� � � �A � @ � J� H ]� n� � @ �� ` �� � �� � �� � �� � �� �� � @ � ` -� � @� � S� � f� � y� ��
� �� $ �� 8� ��
� @ ��
� � ��
� � �
� �
� @ 6�
� � Q�
� � k�
� v� 8� @ ��
� � �� :� � �� :� �� <� @ �� � � �� 8� � �� 8� � >� @ +� 8� � E� 8� � f� 8� �� :� @ �� � � �� � � �� � �� 8� @ �� � � �� � � �� � � � @ 1�
� � @� � � [� @� u� � @ �� >� � �� � �
� �� x �� �� �� � � �� � � � @ :� � � ]� n� �� �� �� �� �� � ' � <� � T� � @ �� � ` � 3� �
$� +� ?� P� a� q� z� B @ �� B ` �� B � �� B � �� � �- B @ �� B ` �� 0 �
&� L� '� @ � (� �� �� � � 7� 0 *� L� '� @ � (� S� n� �� �� �� �� � B j5 B
� B @ ;� B ` Q7 B � � <� G� V� { /� ? i� h �� -� �� .� � ף � �� � �� � �� �� �� @ �� ` �� � � � � � $� �
2� � � �- E� H� 1� \� @ & � �� ,� � 2� � i� � u� � ~� �� �� �� �� �� H ��
�
�
� @ � 8� � 6� :� � M�
� X�
� @ f� <� � s� � � �� >�
5�
�� 8 7�
�� � 9�
4� �� ;�
�� =� �� � @� 6� �� � �� ������ �� ��
� !� 5� � D� ����[� m� � �� �� � �� ������ �� �� � �
� B� � C� � @ $� 8 �! L V � � ' B� � .� � 8� �! L ��
� K� � �
H� E� [� P I L f� A� � }` �� � e J� k� G� @ w� M� � �� � �I � � � � x�
� W @
F� �� �� Q� �� S� @
K� L�
O� P� C� W I� D� N�
8 O� P� C� W R� �� ( �� �� �� W� @ �� Y� �
� [� � � ]�
T�
�� 8 V�
�� C� z X�
�� C� P� Z�
�� P� \� 1� ( e F� <� _� � F� I �x
8 U� U� � f� |� �� �� �� �� ��
� &� ;� Q�
g� }� ��
�� �� �� �� � � 1� H� ����^� t� �� �� �� �� � , �] `� ' a� � B @ � � ` &� 6� � G� � X� @ g� � t� � �� �� e� �� c� �� �� , K @ �� H � K � h� @ f� �� j� k�
�� � W �� �] `� �� � e( B @ �� i� � � W �
l� �� @ V � � � � � .� � �� l ' p� �� q� �� ~ mG p� �� q� l� m� o� Ϫ s� � l� � D� + � � B O� B � L @ V� � d� � q� � }� � �� � �� � � V� v� �� @ �� I @ }` �� � �� x� � �� � B
� 8
�� 0� @
�� 8 � � B � � 8 � 4� 8 � E� [� I @ h� I ` u� d� � }� 8 �9 �� 8 �9 �� 8 �9 �� B �9 �� t : �� � @: �� � ; �� I < � I < '� � @< 5� r� @= A� n� � M� � c� @� q� g� �� }� y� �� �� � ��
� � b� �2 ` I L � }` �� M� @ �� @ �� z� ` �� �� �� {� � [� I� �
u� �� R� |� , @ �� ` w� g� �� P o�
� ? � � �� H � � @ � � � � q� |� � @ #� � 2� L � 3� @� ~� �
�� W �� J� P V� � -� }� @ �
� � h� � ^� � k� �� �� @ �� X �� b� �� �� � �� �� � �� �� �� }� @ �� �� �
�� `� B �� ��
�� �� b� ��
�� �� �� �� @ �� �� �� �� @ � � � ,� �� � D� � Z� � @ q� � � �� � �
�� ��
�� W B ��
�� W �� �� @ �
S� �� @ �� � �� � �� �� @ �! L � ��
p � S�
� �� @ � � &� � V � � 6� 8 � A� B S� @ a� � p� 8 @ �� �� �� �� �� �� �� �� � � 2� E� Y� l� H 6 �� �� �� ( � � @ �� � �A �� �� @ �] @ յ �� � � � � �� � �� ��
H� }` �� �� � @ � �� @ �� �� � �� �a �A �a �� �a � �� �a
� B b � B b �� )� �s �� �� �� @ =� �� � �� �� �
W B �� L� Z� �� c� B @ >�
�� ` �1 8 � �� m� �= � �� 6 @� �1 8 -� I �� $� @ �X $� � e� $� � �� �� T� R� @ � �� � �� I� K� x� X �� �� �� �� @ �� �� � �� �� � �� �� �s �� @ �� �� � =� �� � �� �� �� �� @ �� � � �� �� ��
�� � ��
�� ��
�� �� �� �� ��
�� �� A �� ��
�� �� ��
�� ��
�� �� o �� �� � � 5� `� � �� W v� �� @W %� �� �W .� � �W ;� � �X �� �� �Y .� B ^ .� �� K� � `� z� �� �� �� �� ����� ����+�
@ 6� �� B� @ S� �� � ^� � n� �� ~� @ �� � �� � �� � �� � �� �� �� � � � 7� O� H ]� �� o� �� @ ~� �� � �� �� � �� �� �� �� @ �� � �� � �� � �� � �
��
S� ��
S� S� ��
S� S� �� ��
S� S� ��
S� � B 8 ��
S� B B B B B B �� #� � [� .� �� @ 7Y � � �
R� � W� O� � 6� �� � �� W � �� :� K� B ^� B v� B @ �� B ` �� �� � �� �� �� �� ( �� 0 �� 8 �� : ( � "� 1� @ ?� ` M� � a� � |� � �� � �� �� �� @ �� ` �� � � � � � +� � F� Y� q� @ z� ` �� � �� � �� � �� � �� �� �� @ �� �� ` �� � ` �� �� ` � �� � � B �
2� B �
<� B �
J� B \� B y� 8 @ �� � �� B � �� B � �� B �� B �� B @ �� B ` � B � 5� B � S� B � b� B � |� B �� B �� B @ �� B ` �� B � �� B � �� B � � B � 7� B V� B B �� m� \ |� B �� B �� B @ �� B ` �� B � �2 B � �� B � �� � � �' �� � B � �� p �� �� �� � �
� �� � �� @
�� �� �� 4� K� W� h� @ q� ` �
h �� �� �� �� @ �� �� � �� �� � �� �� �� �� @ �� � � �� 8� � � �� �� �� @ �� �� � � �� � ,� �
��
�� ��
�� ��
�� B B B � � ��
�� B B B B B B � ��
�� B B B B B � ��
�� ��
�� �� �� ��
�� �� ��
�� �� =� ( �D �� E� 0 P� �� [� @ k� � � v� �� � �� �� � @ �� �� �� �� @ �� � � �� ` �� �� �� @ �� � � � �� � � (� � @ 7� B � >� B � �� B � �� � �� � N� x }` �� .� @ �D � d� f x o� � �� �� � � @ �
�� �% @� �� ' �� �� �' �� �� �* �� �� �< �� �� �@ �F � � �� 8 @! �� � �! �� B �! �� � " �� B @" �� � �" �� B �" �� � # �� B @# �� � �# �� B �# � � $ � B @$ $� � �$ +� B �$ :� B �$ M� B % `� B % t� B @% �� B `% �� B �% �� B �% �� B �% �� B �% �� B & � B & "� B @& =� B `& P� B �& k� B �& � B �& �� 8 �& �� 8 �& �� 8 �& �� �� ' �� [ �� �� @[ �� @� �� O� �� � O� @� � O� � !� O� �� ,� O� �� =� O� @�
� O� � =� �� �� D� B � W� � c� �� @� � �� @� k� B �� *� B �� {� B �� �� B � �� 8 � �� � @� �� B @� �� �� �� B �� �� �
� � @� � @� 4� �� �� ;� �� � ?� 8 @� J� �� �� V� �� �1 \� 8 5 j� � 5 s� B 5 �� � @5 �� 8 @6 �� � �6 �� � �6 �� � 7 � � @7 � �� @8 � �8 � �8 � W 9 5� X @9 H� 8 �9 �� �� �9 ^� � �W l� � �X ~� � �Z �� 2 [ �� 2 ] �� I _ � @_ � 8 �b �� � �b �� �� R� R� @ �� �� �� � � � B @ *� B ` + B � 0� 8 � ;� 8 � E� 8 � P� 8 � Z� k� �� �� B
�� B ��
�� B �
B �� B � �� � �� � ( 0� W @ � > � � � V � W? � 4 �� @ � � A� �� @ � �� I� @ �X � @! � $� �! �� �� �! � � " � # � $ �V � @$ *� � �$ <� �$ K� �$ [� � % �( 8 �) _� 8 �) l� 8 �)
@
� � � � �
�
� z� & �� �� �� �� �� � � � � �� �
� � "�
/� ;� J� Y� h� s� � �� �� �� �� �� � � � �� � � *� 7� ! M� " ]� # n� $ �� % �� �5 �� '
� �� �� �� �� ��� � � � � � 0� F� [� q� �� �� �� � � ��
� "� 8�
O� e� �� ��
� �� � � � �� � $� 4� E� V� g� � �� �� @ � � � �
� � =� P� d� @ v� � �� �� �� �� �� � � / � � @ � � � � � � � � � � @ A0 � � � � � �� � �s � @ �� � � �� � � /� !� � � @ � !� � !� � � t^ � 0� � @ @� #� � V� %� � �� '� l� � @ z� )� �
�
� � �� + 2� j5 4� @ }` �� � �
� �
8 � �
� � "�
� � $�
� � &�
� y� (� �� �� �� � � � ! ! . ! ; ! L ! ` ! s ! � ! � ! � ! � ! � ! � ! !
! /! D!
Y! 0 j5 � z � k! � �2 B @ /� � {! B �
W �! 8 @ �! .� /�
B 0� 1� �! � A� �! 3� 4�
0� B �! 6� 7�
B 0� *� �! 9� :�
0� *� B �! <� =�
0� +� >� ,� ! ( ! -� *! 2� @ 9! 5� � K! 8� � ^! ;�
?� @� p! o�
B� {! r �! �! �! �! �! �! �! ! &! ;! P!
e! z! �!
�! �! �! �! ! ! /! E! [! q! �! �! �! �! �! �!
! ! 4! I! g! �! ! �! " �! # �! $ �! % �! &
! ' !! ( 8! ) O! * f! + ~! , �! - �! . �! / �! 0 �! 1 ! 2 &! 3 >! 4 V! 5 n! 6 �! 7 �! 8 �! 9 �! : �! ; �! < ! = .! > F! ? ^! @ y! A �! B �! C �! D �! E ! F ! G . ! H E ! I \ ! J s ! K � ! L � ! M � ! N � ! O � ! P � ! Q
! R &
! S <
! T U
! U n
! V �
! W �
! X �
! Y �
! Z �
! [ ! \ ! ] 6 ! ^ O ! _ h ! ` � ! a � ! b � ! c � ! d � ! e ! f / ! g J ! h e ! i ~ ! j � ! k � ! l � ! m � ! n � ! o
! #
! 8 0
! B �� <
! G� E
! G� @ 1� E� � �% I� � � O
! � Z
! x� ]
! W @ �g z� � l
! {� � �! W w
! u� @ �
! w� � �
! k� � �
! |� �
! 8 @ �
! }� � �
! B � �
! B � �
! B �
! @ �
! ~� � ! t� � ! � � ! � � /! � H� � ?! B Q! B j! b J� � B q! � {! �! �! �! �! �! �! ! 9! f! �! �! �! �! �! ! :! X! �!
0 �! P� L� @ �! K� ` �<
M� � �! N� � �% I� � �g R� � B @ �! B ` �! S� � F�
O� O� �! �! �! �! ! ! "! � 4! A! K! Z! h! q! �� �� U� � �! �! �N �! f�
�! �! �! b Y� � �� ! ! 3! K! `! r!
�! �! �! �! �! �! �! ! ! &! 8! J! c! v! �! �! �! �! �! �! ! ! .! C! W! e! z! �! �! �! �! � �! B �! B
! B %! B 7! B D! B Z! B h! B |! B �! B �! B
�! B �! B �! B �! B �! B �! �! ! 1! L! o! �! �! �! �! ! 5!
S! s! �!
�! �! � A � e� �! f� � �! f� � �! f� � �! A � ! A � , A � P A � ; A ! A �� A @ � A ` � A � 5! A �
c� A A I! 0 W! B d! B r� B @ � 8 ` q! B � ! B � �! 8 � �! A � �! 8 �! 8 �! B �! h� @ d� �! � �! B �! B �! B @ ! B ` �� B � ! B � ! B � '! B � 4! B B! B ګ B @ R! B ` _! B � m! B � �� B � �! B � �� B �! B �! B @ �! b� ` �! ]� � �! ^� � � _� � �! `� � a� �! B ! g� @ ! B � .! D! B P! B \! B @ h! B ` ~! B � �! � �
! " � �! �����! �! �! �! �! ! ! 0! A! R! d!
u! �! �!
�! �! �! �! �! �! ! ! + ! ; ! L ! ] ! n ! ~ ! � ! � ! � ! � ! � ! B
� !
� ! � ! !
! ! ) ! ( 8 ! 0 @ ! 8 M ! @ Y ! H e ! P r ! W � � ! 8 � � ! � ! p� � ! s� @
8 W R� o�
W r� m� q� ! �� W � n� @ w
! � ! � ! � ! � ! ! �] ! @ ! � - ! � > ! ( �{ B I ! B U ! B @ e ! B ` u ! B � ! B � � ! B � � ! B � � ! W �� � ! �X $� y� v� �� S �� � ! � ! ! ! @ ! ^ ! s ! � ! � ! � ! � ! ! & ! E ! d ! � ! � ! � !
� ! !! !!
B!! _!! , |!! B �!! B �!! B @ �!! B ` �!! � �!! � �!! � "! � 5"! B � B"! B � O"! B � b"! B u"! �� �"! B @ �"! � �"! 8 �"! 8 �"! 8 �"! B #! B @ #! B ` 7#! B � O#! B � a#! B � t#! B � �#! B �#! �� �#! B - �#! B @- �#! 8 `- �#! B �- �#! B �- �#! 8 �- $! B �- $! B . 7$! B . H$! B @.
�� �� d$! }$! B �$! B �> B @ �$!
�$! �$! �$! �$! %! 4%! H%! \%! p%! �%! �%! �%! �%! �%! $ �%! B �%! B &! B @ &! B ` t#! B � *&! B � <&! B � S&! B � j&! �� {&!
�&! �&! �&! �&! �&! �&! �&! '! '! *'! 9'! � , B ͂ � �� � G'! ]'! B k'! B y'! � �- B � �� �� �'! ]'! B �'! B �'! � �- B � �� �� �'! P� �� �'! B (! (! (! (! @ !(! ` &(! � V� � .(!
C(! ](! y(! �(! �(! �(! �(! @ )! � @)! b)! �)! �)! �)! �)! �)! *! *! <*! ]*! ~*! �*! �*!
�*! +! "+!
@+! a+! o+! �+! �+! �+! �+! �+! �+! ,! ,! ,! ,! *,! 2,! =,! E,! N,! V,! _,!
g,! o,! },!
�,! �,! �,! �,! �,! �,! �,! �,! -! /-! ;-! ]-! {-! �-! �-! �-! � �-! �����-! .! >.! _.! z.! �.! �.! �.! �.! /! #/!
>/! V/! q/! �/! �/! �/! �/! �/! 0! 0! 80! S0!
u0! �0! �0!
�0! D �0! B u# � �0! �0! 1! 1! .1! A1! R1! _1! r1! �1! � �1! �����1! �1! �1! �1! �1! 2! B 2! T � %2! � 92! � @ I2! � � ^2! � � |2! z �2! Sd @ �2! $� � �2! �� � �2! �� �2! �� @ �2! �� � �2! �� � 3! �� 3! �� @ 03! �� � B3! �� � Z3! � f3! �� @ r3! � � ~3! �� � �3! �� �3! �� @ �3! �� � �3! �� � �3! �� �3! �� @ 4! �� � 4! �� � &4! �� 34! �� @ @4! �� � h4! �� � }4! #� �4! �� @ �4! �� � �4! � � �4! � �4! �� @ �4! �� �
5! �� � 5! ��
-5! �� @
D5! �� �
[5! �� �
r5! �� �5! �� @ �5! #� � �5! �� � �5! �� �5! �� @ �5! �� � �5! �� � 6! ��
6! �� @
'6! �� �
F6! �� �
e6! �2 �6! �� @ �6! �� � �6! � � �6! � �6! �� @ 7! �� � )7! �� � C7! �� ^7! � @ w7! �� � �7! �� � �7! �� �7! �� @ �7! � � �7! � � �7! �� 8! �� @ 8! �� � (8! �� � 78! �� W8! #� @ {8! �� � �8! � � �8! � �8! � @ �8! � � �8! #� �
��
W W W � ��
W ��
W z ��
W �� B ��
W �� / ��
W �� / � ��
W �� ��
W W � ��
W � ��
�� W ��
�� W ��
W �� �� ��
W } ��
W > ��
W � ��
W �� 8 ��
�� W �� ��
W �� �� �� ��
W B 8 ��
W � �� �� ��
W / ��
W � B ��
W B � B ��
W �� � B ��
W �� ��
W 8 ��
W �� �� ��
W �� �� ��
W �� �� ��
W �� �� �� ��
W �� �� �� ��
W �� �� �� ��
W �� �� ��
W � ��
W ��
W ��
W �� ��
@ W ��
@ W W > ��
W �� t� ��
W �� u� ��
W o o �
W � v� �
W _ � 59! H9! ^9! t9! �9! �9! �9! �9! �9! �9! �� �) �� @ �) ` :! :! 6:! Z:! �� j:! � �� �� @ �� #� � �N 9x � p:! A w:! A ~:! B @ �:! B ` �:! B � �:! B � �:! B � �:! B � �:! A �:! A �:! @ �:! � P � ` �:! � �:! � �:! � � �:! � � �:! �� ;! 8 @ � ` " � � #;! 8 ` +;!
� � @� �� � \! 7� :;! 8 @
� M;! H �X $� � L @ � / � � $ �� � � B � W;! � d;! @ q;! 8 ` � c � �;! � �� �� �� #� @ �;! #� � � +� � ~� �� ' )� @& �" `& v� -� �& \! � �& �;! D� ' �;! D� @' �;! D� �' �;! D� �' �;! D� ( �;! D� @( �� D� �( <! D� �( <! D� ) ,<! �) @)
� 7<!
h G<! � T<! � @ �� � � e( � � �
� �� � @ Ȧ � � ݦ � � � "� �� $� @ �� � � � &� � b<! (�
�
� �� #� B B B B A� �
� A� �
� �
� D� �
� � � �
� � �
� � D� �
� !� D� c � �
� #�
y� !� %�
8 � B '� w<! �<! �<! �<!
)� �
�� ,� �<! 0 �<! 8 m� B �y l� @ =! H V � � @ =! 8 � Y 8 � �w 0� � � � =! > @ �� � � .� %=! �P �� �� �) 8 @ �? 8 H 4=! 8 P C=! 8 Q P=! 8 R _=! 8 S r=! 8 T :;! 8 U =! 8 V �=! ` �=! � �=! � �=! 3� � �A 3� � �=! �� @ �=! �� � �=! �� � �=! �� �=! @ �=! 8 ` �=! 8 h >! 8 p +;!
� � �7 3� � @� ��
\! 7� @
1� $� >! � e( 7� *>! 9� @ 5>! ;� � A>! =� � M>! ?� �� 7� @ C# C� � W>! E� � a>! G� �
I� @ �� L� � Ȧ N� � ݦ P� � S� @ �� U� � �� 7� � r>! W� �>! Y� @ �>! [� � � ]� � �>! _� �>! U� @ �>! 7� � �>! a� �
4�
�� 6�
�� '� B B B 8�
�� '� B B B A A :�
�� <�
�� H
H
H
B A� >�
A� A� B� �>! 0 �� #� �� �� @ �A g� � f[ B � n B � A� h� E > @ @�
�� #� 3� B A� D�
�� #� 3� B B A� F�
�� D� H�
K� �� 1� J�
�� K� M�
�� K� D� O�
�� R� D� c 2� Q�
�� T�
�� V�
�� _ X�
� �� _ Z�
y� R� \�
�� ^�
8 �� � � 8 `� 5�
�� c� ?! e� 3� �� !?! ( e( l� �� l� @ �� n� � �� l� � G@ p�
i�
�� k�
�� m�
�� � o� j�
�� r� L?! I� S?! t� ^?! M b?! M q?! �� z� �?! |� @ �# ~� �
w�
#� y�
#� '� o {�
#� '� � }� x� f� �?!
H � W �?! ] @ �?! ] � �?! � � �?! � �?! ]� @ �?! a� � �?! � gK � �?! 8 �?! mG � \! � @ N� � � zI � � �?! 8 mG �� \! K� @ N� K� � zI K� � @� �� @! ] @ @! � 0@! ( mG �� \! � @ N� � � zI � � @! ] H@! �� �� Ȧ �� @ � �� �
�� `@! \! 7� �� �� @
��
�� �� �� �� r@! X � L V � � \! �� @ � �� � ��
�� �� ��
y� �� �� �� �� �@! mG �� \! �� @ N� �� � zI �� � �� �� �� �� �@! � �@! � �@! � � @ ֙ 8 H U\ 8 P �@! 8 X �@! ` �@! 8 h �@! p �@! x �@! � A! � � � L �
A! �� @ �� � � A!
� �+ �
�� �+ 4 �� , e �� @, A! �� �, +A! 8 �, 7A! ` �@! � �@! � L @ IA! � � MA! %� � L @ QA! �� � e �� ]A! 8 @ �! � H �� oA! ! �� $ �� �X $� � 7� �� �A! @ ��
� � �A! � �A! � �A! �� �A! �� 0 V � � �A! � � �g 8 � �A! 8 � �A! 8 � B! � B! � 'B! �� � 3B! $ 8B! x � �� � CB! � � IB! L � VB! � @ �D C
_B! L qB! L � �B! � ! �B! " �B! @" �B! L @# �B! � �# �B! �$ �� �B! MA! A�
IA! � ʑ 8 P C! 8 X e� ` C! 8 h C! 8 p � 8 x C! F � i
Y� � � /C! � <C! � IC! � YC! � `C! 8 � jC! 8 � tC! �� � �� �C! �C! �� �C! �� @
��
�� �� �� ��
�� �� �� �C! �7 �C! �C! �C! �C!
D! $D! ;D! \! �� OD! 8 ^D! 8 ( fD! 8 0 m! @ jD! ` }D! � �D! �D! 8 �D! 8 �D! B �D! B @ �D! B ` �D! B � E! B � E! -E! 8 :E! 8 IE! 8 VE! B �D! B @ lE! �E! 8 �E! 8 �E! 8 �E! B F! B @ F! B ` 3F! B � LF! l sz 8 [F! 8 \! �� m! B @ kF! B ` jD! B � ~F! B � }D! B � Y j� � N� �� � fD! �� �F! �� � �F! � �F! �F! �F! G! <G! bG! �G! �����G! � �G! �G! �� q� [� � �G! � �G! 8 � �G! �� �G! �� � H! H! H! "H! -H! 8H! NH! \H! iH! xH! �H! �H! �H! �H! �H! �H! �H! � �H! �H! I! I! 2I! L �1 8 EI! LI! �� PI! 8 @ [I! 8 H bI! B ` oI! B � }I! B � �I! B � �I! B � �I! B �I! B �I! B @ �I! B ` �I! B � �I! B � �I! B � �I! B � �I! B J! B J! B @ "J! P -J! B <J! B JJ! B @ SJ! B ` ^J! B � iJ! B � uJ! B � �J! B � �J! B �J! B �J! B @ �J! B ` �J! B � �J! B � �J! B � �J! B � �J! B K! B B @ 6 B ` *K! (
�4 I� �X $� ! �/ �� @! b� �� �# �� � & :K! 8 P � @P BK! .x 8 � NK! 8 @ 6 ` V5 �� � hK! �� �
@ yK! ` �K! h � � r 8 � 6 � �� �K! .x 8 V5 �� T' �� �K! X �K! � �K! �� @ �K! �� � �K! �� � L! �� L! �� @ L!
� � W>! �� � -L! �� FL! �� @ �C! �� �
��
�� ��
�� �� RL! 0 $ �� aL! B nL! B �u B @ yL! B ` B � [� B � �L! �� � �L! �� � �L! B �L! B �L! 3� @ �L! W �L! @ �L! 8 ` ? p ��
�� ��
8 �� �� ��
�� �� ��
�� 8 ��
�� z z ��
�� B B ��
�� B B �� � �� �� �� �� �L! LI! �� M! ( �� @ �� M! \ #M! -M! �� 6M! � ?M! 8 � IM! � VM! � jM! � xM! 8 � �M! � �M! � �M! � �� �M! ' � �M! �� �M! �� @ �M! 8 � -� �� � &� �� @ �M! �� � �M! D� N! D� @ #N! D� � 6N! D� � QN! D� lN! D� @ {N! D� � �N! �� � �N! �N! �� @ �N! � ޞ �� � g� � �N! � �N! �N! 8 �N! @ � �� � �N! �� � �N! D� O! D� @ 5O! D� � OO! D� � gO! D� zO! D� @ �O! D� � �O! D� � �O! D� �O! D� @ �O! D� � P! D� � 2P! D� JP! D� @ �
� �� �� hP! / $ ��
� �3 .x 8 �3 tP! 8 �3 }P! B �3 �P! f� 4 �P! @4 7� �4 @� �4 �P! �4 �P! �4 M� 5 Z� 5 �P! @5 �P! `5 �L! �� �5 �P! �5 �P! �5 �P! u� �5 �P! u� �5 �L! 3� 6 �P! �9 �P! �� : Q! �� @: Q! `: �G! �� �: � �� @? /Q! 8 �? :Q! �? .� @ IQ! @ [Q! @@ hQ! `@ I� �� �@ 4 �� �@ rQ! A |Q! A �Q! @A �Q! `A �Q! 3� �A �Q! � @E �Q! �� �G � ! �G �7 3� H �Q! 8 @H �Q! 8 HH �Q! �� �H � �� �� �� *� �Q! �Q! � R! � ' e\ � 0 �� @ n H R! P �
� ` �� � p R! � ,R! 6R! @ }` �� @
� � �=! � $ � �7 3� AR! �� @ IR! � �& ox � -� ;x �� 8 � �� VR! � $ �� I� �� �E nR! �� �I �R! � J �� L @J ¤ �J Ф � �J ۤ K � � @K �� �R! �1 8 6 U x� @ V ` �R! H �� � �! �� * O� �R! 0 $ I� �! �� ! �� 8 @! �� �R! $ \! B �R! B �R! B @ �R! B ` S! B � S! B � S! B � *S! B � 5S! B @S! ) � _S! B oS! B �S! B @ �S! B ` �S! B � �S! B � T! B � T! B � @T! B nT! B �T! B @ �T! B ` �T! B � U! B � %U! B � 8U! B � OU! B jU! B �U! B @ �U! B ` �U! B � �U! B � V! B � V! B � OV! B �V! B �V! B @ �V! B ` W! B � �� B � s� B � *W! B � >W! B [W! B �W! B @ �W! B ` �W! B � �W! B � �W! B � �W! B � X! ��
�� �� X! H X! 2X! HX! ^X! tX! �X! �X! �X! �X! �X! Y!
Y! :Y! PY!
gY! }Y! �Y! �Y! �Y! �Y! Z! >Z! bZ! �Z! �Z! �Z! �Z! [! )[! A[! \[! s[! �[! �[! ! �[! " �[! # �[! $ \! % 1\! & P\! ' o\! ( �\! ) �\! * �\! + ]! , ]! - 8]! . N]! / d]! 0 z]! 1 �]! 2 �]! 3 �]! 4 �]! 5 �]! 6 �]! 7 ^! 8 $^! 9 >^! : X^! ; q^! < �^! = �^! > �^! ? �^! @ �^! A _! B !_! C E_! D __! E x_! F �_! G �_! �_! �_! �_! �_! `! 0 0`! �� � � @ /� � 9� W � 9`! B D`! B S`! B @ b`! �
[a �� r`! �� �j |`! �� �j �`! k �`! k � �� @k �`! �� �k � �k �`! � �l �`! W m �`! @m �� G �`! �`! W�
�� �� �`! H � /1 �� @ �k �� � �
�� � �" W �g L @ �`! L � �� �`! 8 c� M �� �� @ a! � a! � ] � � c @ a! � �� &a! � �� � �� � V � � 6a! L � Ka! L Za! K � da! � va! p � �� � �� � V � @ �a! " �
Ǧ �� �a! �� @B � 8 �B �a! W �B �a! � C �a! S� @C �a! 8 �C �a! � �C �a! *� �D �a! *� �K �a! �� @R b! �� @Z b! �� �e b! �i +b! �� �i =b! j Rb! �� @j ib! 8 �j �b! �� �j �b! k �b! @k �b! A �k �b! B �k �b! �� l �b! @l c! �l %c! �� �l ?c! W m Pc! @m lc! �m �c! �� �m �c! W n �c! �� @n �c! W �n �c! �c! B �c! �c! -� @ d! B � d! � 'd! /� �
� � 8d! Gd! Zd! od! �d! �d! �d! �d! �d! �d! e!
e! 3e! Qe! ee! ! }e! " �e! ' �e! F �e! H �e! �e! f! f! 2f! Ff! B Vf! B ff! B @ nf! B ` �f! B � �f! B � �f! �� B �f! �f! B �f! B Ra B @ �f! �f! B ӣ B g! � @ � @ g! �� B #g! B Ϫ � @ � -g! B ;g! B � B Ig! � � B Rg! �f! B �f! B Ra B @ � ` hg! B � {g! B � �g! c �g! �g! �g! �g! �g! �g! h! 'h! 9h! Kh! ]h!
oh! �h! �h!
�h! �h! �h! �h! �h! �h! i! 1i! Vi! |i! �i! �i! �i! �i! �i! �i! j! ?j! Tj! ij! ! |j! " �j! # �j! $ �j! % �j! & k! ' k! ( 8k! ) Uk! * wk! + �k! , �k! - �k! . �k! / l! 0 l! 1 0l! 2 El! 3 Vl! 4 hl! 5 zl! 6 �l! 7 �l! 8 �l! 9 �l! : �l! > �l! A �l! B m! C .m! D @m! E Rm! F dm! G m! H �m! I �m! J �m! K �m! L �m! M n! N n! O 7n! P Ln! Q cn! R }n! S �n! T �n! U �n! V �n! W �n! X o! Y $o! Z Bo! [ `o! \ }o! ] �o! ^ �o! _ �o! ` �o! a p! d 'p! e <p! f Lp! � ap! � wp! � �p! �p! B �p! B �`! B @ '� � ` �p! �p! B �p! B �p! B @ Ra B ` '� � �
q! Ң B ~� B "q! 7q! B Gq! B Wq! B @ `q! V� B ��
� uq! B @ �q! B ` �q! �A B �q! B �q! B @ �q! B ` �q! r! B r! r! ( +r! 0 � X� 8 <r! �A B �� B Wr!
hr! � tr! � �r!
� �r!
� �r! � �r! � �r! � �r!
� �r! � ѻ � �r! � s! � s! � &s! � �� =s! Xs! B hs! B xs! ѻ B �s! � � ѻ � �s! � �s! ` + B �� B �s! B @ �s! B ` �s! B � � � � �s! � B �s! Ra B �s! B �s! B @ �s! B ` t! B � !t! B � -t! B � C. � � �N � ` �� � f�
� 4 @ ;t! @ Lt! B \t! B lt! B @ yt! B ` �t! B � �t! B � �t! B � �t! B � � �t! �5 W� �5 "� B �t! @ �t! �t! �
u! ����5u! Yu! }u! �u! �u! �u!
v! %v! 7v! &� Iv! fv! �v! �v! �v! �v! @ �v! @ w! @ !w! @ 9w! @ Qw! @ sw! ~w! �w! �w! �w! �w! �w! �w! �w! �w! x! x! -x! ( 6x! +� @x! -� @ Ix! � Zx! W � h� B jx! B !� tx! �x! �x! �x! �x! �x! �x! � �� 4� �x! 4� @ y! 4� � "y! 4� � 6y! 4� My! 4� @ ey! 4� � ~y! 4� � �y! 4� �y! 4� @ �y! 4� � �y! 4� � �y! 6� z! 6� @ z! 6� � z! 8� � ,z! 4� 8z! :� @ Ez! <� � Sz! >� � az! @� qz! B� @ �z! @� � �z! 4� � �z! 4� �z! 8� @ �z! 8� � �z! 8� � �z! D�
/�
2� 3� {! 8 ` }` �� {! ,� @ C. S� � � T� � {! U� %{! �� @ /{! � >{! W � I{! � 9� J� @ P{! J� T{! J� � X{! J� � \{! J� @ g J� `{! J� � h{! J� � q{! J� @ y{! J�
�{! J� �
�{! J� � �{! �� @ �{! � �{! � � �{! �
�{! � @
�{! �� �
�{! �
�{! W �{! �� @ �{! � |! S� � �t! I |! 8 "|! 8 ( 0|! 8 0 S|! � @ Y|! B � g|! B � v|! B � �|! B � �|! L� �|! N� � �|! O� �e �|! M� @i �|! M� �l �|! M� @p �|! M� �s � @w �|! R� @x }! B z }! 8 z %}! 8 (z 1}! / @z A}! > �z T}! 8 �z 1�
2� +� 5�
8 2� 7�
2� B 9�
B 2� ;�
2� B =�
2� ?�
2� � A�
2� B .� C� {! a}! 4� r}! :� @ }! 4� �
E� �}! ( � �}! @ �}! H �}! %� ` �}! � � '� � �}!
�}! B 0� I� @ G� @ �}! z B k! B ~! B @ \ A �
~! ~! �� &~! @ 5~! W � @~! )� � P~! P � 8 �� B [~! B @ g~! K� � s~! J� � |~! � @ �~! *� ` �~! p �) L� � � �~! `
�) L� �~! H� � �~! 8 �R �~! �R �~! x �) L� ;� P� � � � t� �~! ! %! ;! U! s! �! 8 �! �! W @ �! � �! � �! �� z Q� @ �! ` �! 8 � � 0� F�
8 �� �� V� �! -� B ?� B P� B @ #�! B ` ;�! � JN � G�! � �! L �? Y� � 2� 9x � � S�! _�! @ o�! B � $� B � -� B � 6� B � ?� B H� B P� B @ �� ` ��! 9x � ��! �
V � o� ��! L @ w� \� � � ]� �m ��! n Z� Z� ��! Ѐ! ߀! �! ��! �! 0 5� a� e�
�� @ � b� � �! L � �& 8 @ �� 8 H '�! % �
M� � 1�! � � ?�! 8 � ^� � }� � � � ~� Ǎ L H�! L � U�! L �� L � �� L _�! L � �l L X L � [ _� �I 9x � �� *� � �� *� � k�! K @! s�! 9x �! ��! K �! ��! " �� @" ��! 9x �" �� �" ��! � �" Ł! 8 H# ! �� �# � }� �# �! �� �D �! L �D ��! @E �! �� �E �! �� �E $�! 8 @V @� HV 7�! {� �V `� _� B�! V�! f�! f� @ o�! h� � y�! j� �
c�
^� e�
^� B g�
^� B i� ��! , ��! � ��! � � �
6 �
6 {N � @ ��!
@ }` �� 5� a� @ �� 8 � UV 8 � ł! � � � \� Ђ! @ ܂! 8 ` �! 8 h ��! L �
�! !�! r� �� v� @ � x� � @� z� �
m�
p� q� +�! � e�
�� �w �� � o�
t� u� l� Y� s�
t� p� B w�
t� ox y� 8�! g + B @ Ѹ ` M�! 0 � "� Ǎ @ L Ϫ N$ � |� 8
n� ^�! r�! L �! L � ��! L ��! L � V � ��! ��! �� @ �� � � ƃ! B � ҃! � �
� �! 8 @ �� k� ��! �� �! �� �! @� '�! 8 `� ¤ �� � �� �� � �� 8�! B �� �� B � B�! B � P�! ^� � [�! @� l�! �� �� y�! �� �� ��! � Xc S� @� ��! � �� ��! I �� ��! �� ��! � � 7�! {� �� [�
� d� /� � Ƅ!
ބ! �! �! !�! 4�! G�! j�! ��! ��! ��! ��!
օ! �! ��! �! �! *�! <�! N�! b�!
0 ? %� l�! @ s�! ` x�! � (! � (! � }�! 8 � ��! �� ��! W @ ��!
h �D ��! ��! ��! @ ׆! ` �! � ��! � �! � &�! � 8�! O�! `�! 8 @ W� O� � l�! (! !(! ��! @ ��! P ��! , �� z @ ��! j � Ї! , �w �� @ �� ��! ��! ��! �!
�! �! �� �� )�! , �w �� @ �� B�! B� (! !(! @ e�! , �w �� @ �� ��! s�! x�! � @ ��! , �w �� @ �� ܈! (! (! � @ �! , �w �� @ �� 0�!
$ A�! L�! \�! i�! @ �! ` ��! � ��! � ��! � ��! � ! ɉ! މ! �! �! ��! 0 �! @ �! P -�! ` >�! p [�! t�! �� ��! �� � ��! �� ��! �� � Պ! �� �! �� � �! �� 6�! �� � Z�! �� }�! �� � ��! �� ��! �� � ��! �� Ӌ! �� ` �! � ��! � �! �! 3�! �� @ E�! �� � a�! �� @ k�! �� � �� �� y�! ��! ��! ��! ��! 0 ��! @ ��! P ��! ` ��! � nj! � ͌! � ڌ! � �! �
�! � $�! 8 � 6�! % � {� �� A�! @ H�! �� � S�! �� � `�! �� h�! �� @ o�! � ��! �� � ��! �� ` \! �� � ��! �� � F
�� � ��! �� � ��! ��! ˍ! @ Ü W � �! � �! � �! �! 8�! �� @ B�! �� F�! P�! _�! @ w�! ` ��! � ��! � ��! � ��! � Ď! 8 � Ҏ! 8 � �! 8 }�! 8 �� �� @ �! �� � �� �� ��! P �4 I� }` �� ! # @! � �! �! !�! � 4�! � G�! � X�! � 0 q�! � @ ��! � P ��! � ` ��! � p я! & h � ۏ! �! ��! @ �! ` 6� �� � �! 8 � �! �� � +�! � 9�! 8 @ @�! H Z�! P f�! X r�! 8 ` ~�! 8 h ��! �� � � � @ z B � ��! B � ��! B � ��! �� � ��! B @G Ӑ! �� �G �! 8 �G �! B �G ��! �� H ��! J� � �! J� @� $�! L �� ,' �� � 1�! B � @�! 8 @� W�! � �� n�! �� �� ��! �� �� ��! �� @� ��! L �� ��! B � �� I �� ��! 0 �
� �! 0� @ �" �� � ��! � � Ǒ! ϑ! �� @ ّ! �� �� ��!
�! �� � W @ � � �! W � �
R� �! �� W� O� O *� B �O !�! P � � z @ ,�! ` 8�! � F�! � S�! 8 � b�! 8 � 2� �� � Q �� �� H� �� �� �r *� �� � �� n�! �� }�! � ��! B � ��! �� @� �� '� ( I ( ��! x �! �� � @ � W � �! W � z ��! H� J @ Q �� @ ��! � @ � @ ��! � � � � �
�
�� �
W� O� �[ n�! �\ �r *� �\ *� B �c � �c '� R� ʒ! ݒ! �! �! �! �� ^� �� "�! , 1�! �� C. @ �� ` �# � 7�! � ?�! � J�! � V�! ^�! j�! @ s�! � W � @ f B � ��! B � ��! # }` �� 2� @ �! �� � � W � � �! W @ ��! R� � �! �� � � I �i W� O� �i ��! O� �j � �� @k ��! �� �l Ǔ! �� m ӓ! W @m �! �m ��! � �m
�! I n !�! �� @n +�! o � � @o 2�! �o =�! B �o �� I �o T�! � p �_ � q � @q z �t 8�! �t `�! 8 �t �U �� �t n�! � @v ��! �� @w ��! �� �w ��! 8 �w
�� �� �� �� ��
�� � �� ��! X �� �� Ô! h< Δ! 2� �� @ n�! @� 4� �� �� ;� �� �� c� � � ۔! � �! � @� �! B �� ? B �� �! 8 �� z �� � 8 � �� � @� �� �� B �! ( �! P +�!
! ��! �� W� O� ��! O� � � �� � ��! �� � Ǔ! �� ӓ! W @ �! � ��! � � +�! R�
<�! X �� �� L�! (� X�! 2� �� @ f�! @! �U �� `! n�! �" � �" �_ � & u�! � @& �� I @' 4� �� �' ;� �� �' c� � ( ۔! ( `�! 8 ( �! B ( ? B @( �! z �( �� �( �� �� ) �� �� ��! f� 2� ݍ @ [ ` n� �
�� �� ��! H ��! �� ��! �� @ ��! �� � �� �� � �� �� Õ! �� @ ͕! �� � z! �� � ؕ! ��
��
B �� B B �� �! 8 �
R� �! O� � �� � � �� � � � z B k! B ��! �� @ �! � �! � � � !�! 8 @! 1�! B `! ?�! 8 �! �! B �! ��
�� �� P�!
4 Y�! B k�! B }�! B @ ��! B ` ��! B � ��! B � ��! B � Ɩ! B � ۖ! B �! B �! B @ $�! B ` 3�! B � �� E�! \�! x�! ��! ��! ʗ! �! �! �! <�! Y�! y�! � ��! B ��! B � B ��! � ֘! B �! @ ��! � �! � �! &�! @ 7�! � G�! � X�! B s�! �� ��! B @ ��! B ` ��! �� � �G B � ��! � ʙ! ԙ! @ ܙ! B � �! B � �! B � �� � �! ��! B ��! B G�! @ �! B � 8�!
P G�! �� X�! �� @ b�! �� � ��! �� � �� �� �� �� @ Õ! �� � ͕! �� � z! �� ؕ! �� @
��
�� �� o�! ' ` �
R� �! B ��! B � �� @ � � � z B � k! B � ��! �� ��! @ ��! � � ��! � ʚ! 9`! B @ ؚ! �� � �! � ��! � �! @ B � �! �� � �! .�! � @ :�! � � K�! B � T�! e�! � @ v�! B � ��! B � ��! B � ��! B � ��! B ��! �� ͛! B ` ڛ! 5^ � �! � ! �! �� " ��! W @" �! �" f B �" ��! B �" ��
�� �� �� ��
�� �� �� �� �� �! 8 Vt , I #�! � @ 3�! � B�! Y�! i�! y�! ��! ��! ��! ٜ! ` � � �! �K L @ I L � �! I @ �! � � �! � �! �� � )W �� V� �� � H� �� #�! I @ }� g� � 0�! � C�! I �
V�! H {N � �� @ ' �� � �M � j�! I w�! I �� ��! X �� �� ��! X � �! @ ��! � ��! � ��! � � L sz 8 � 4� �� � ӝ! 8 ;� �� @ s� �� � �� � �� �! ��! �! 5�! P�! k�! ��! ��! ��! � V� 0� 0 �6 K @ ͞! � 0ޞ! �! �� �! � @
��
�� B ��
B B � %�! P 2�! B E�! B X�! B @ h�! B ` x�! B � ��! B � ��! B � ��! B � ş! B ҟ! B �! B @ �! B ` �! B � �! B � &�! B � F�! B � Z�! 8 w�! � @ �� ��! p ��! � ��! � @ ��! � � ɠ!
� � ܠ! 8� �! � @ �! � � ��! � � �! � �! � @ ,�! � � >�! � � W�! �� r�! � @
�
�� B B B �
�� � B 8 B �
S�
�
S� �
�� B �
�� � � �
�� � c � ��! X ��! �� �! L @ r& � � t � G � �B � @ � �
�� a� c �
�� �
�� �� � � B �� B I n � ��! � ��! � � @ � Y ��! T ��% ʡ! ԡ! @ ޡ! � �! � ��! �! @ �! � �! � "�! -�! @ 6�! � A�! � J�! S�! @ ! � Z�! � i�! s�! @ � � � z B � �* O� u ! B � {�! � *� B ��! 8 ��! B @ ��! � ��! � ̢! �! @ �" � � ��! 8 �
�! "� � �! I .�! #� @ 9�! $� @� � @D�! 8 H P�! 8 P [�! %� � j�! � }�! &� C�! �� @ ��! B ` ��! B � ��! �� � ��! O� � ��! @
��! B `
أ! B �
�! �� �
��! W �! @
�! B � �! � �! � (�! 4�! @ M�! � k�! � ��! ��! @ ¤! � �! � �! #�! @ D�! � M�! � g�! ��! @ ��! � ��! � Х! �! �! *�! P�! # v�! ' ��! + ��! / Ӧ! @/ �! 8 �/ ��! 8 �/ �! 8 �/ �� �� � � � 0�!
� � � z B @ k! B ` �
R� � K R� � E�! 8 �4 +�! B �4 O�! �� �4 [�! 5 l�! � @5 x�! � �5 ��! 8 �6 ��! 8 �6 ��! X �� �� ��! �n q3 *� �! O� l ��! O� �l ��! O� �m ϧ! O� @n ۧ! O� o �! O� �o �! O� �p �! O� @q 1�! r �! B r ۔! @r *� B `r )�! 8 �r 4� �� �r ;� +� s �! � @s �! B �s 8�! L �s '� (�
^� B B ,�
^� B B .� L�! � 3� Y�! l�! 5� u�! 7� @ ~�! 8� �
1� 2�
�� 4�
�� B 6� �
�� 8 9�
�� 8 ;�
�� 8 =�
�� z ?� ��! P �� 8� ��! O� @ ��! O� 4� �� � � B� ;� C� @ !� "� Ш! X �� �� ߨ! ( �! H� ��! H� @ �! 8� � 6� :� � �� �
E�
�� S� G� �! 4� �� � J� @ ;� K� � F� D� (�! ;�! S�! i�! ��! ��! ĩ! }` �� >� D� @ ֩! K � �! � W ��! �� @ � � �! P� Q�
�� R� � 6�! ; � Z
! x� �
! ^� @ M�! R� � Y�! _� � g�! �P � {�! `� � ��! � ��! �� @ ��! � ��! W � ��! B �! 0� @ }` �� � �� $� � ˪! ߪ! �� @ �! � �! � ��! a�
�! 8 @
�! b� �
7�! b� B Q�! c� �y ^�! d� �~ l�! d� @� z�! d� �� ��! e� @� ��! e� � ��! � �� ʫ! f� � ث! g� �� �! � �! i� @� �! j� �� �! k� � !�! @� :�! l� �� I�! 7� �� V�! m� � +j N� @� f�! � � n�! B @� ~�! n� �� ��! B �� ��! ]� � ��! o� @� Ƭ! 8 @� ج! 8 H� �! 8 P� ��! L �� �! � �! � ت � @� +�! � �� =�! 8 �� R�! 8 �� d�! � � r�! p� � �! q� @� S� :�! 0 �D � T� �) 8 @ �? 8 H ��! ��! ��! ��! � Э! X� ٭! @ �! ` �! � �! � %�! 8 � 0�! 8 � <�! � E�! � N�! � Z�! Y� � Z� V� c i�! �� ��! � @ ��! 8 ` ��! 8 h Ȯ! \� � Ӯ! $ H $ �� �! B �E �! �E �H v� F j� �� @F LI! �� �F ��! @G �! w� �G �! R� �G
�! w� H �! �� @H �! �� n *�! �� @� :�! \� �� C�!
� �� K�! B � X�! � � d�! � @� �A q� @� �� �� � �� y�! �� ��! � � ��! 8 � ��! 8 � ��! s� � ��! V� �� ֯! 3� � �! �� ��! 8 �
�! � �! 8 � '�! x� � 8�! 8 @� F�! L� `� N�! t� �� [� Z� � O� � E L o M� M� M� h h� Q� W� �� F U� -� �� �� ,� �� ��! ��! ��! Ӱ! �! �! r� �! B "�! B @ 3�! B ` F�! 8 � d�! z�! ��! 8 ��! @ ��! ` Ʊ! 8 � ұ! u� � i� ߱! ��! �! '�! =�! S�! j�! ��! ��! ��! ϲ! �!
�! �! 1�!
H�! b�! }�! ��! ��! ų! ܳ! �! � �! �! !�! +�! 7�! C�! R�! \�! l�! u�! �!
��! ��! ��!
��! ��! ��! Ǵ! д! ۴! � ,�! b z� � �! � B j5 B � �� @ &�! � B j5 B � �� @ F�! h�! ��! ��! ��! ۵! ��! �! 6�! X�! s�! ��!
��! Ƕ! �!
�! �! 8�! U�! p�! ��! 0 � B � B � B @ ��! B ` ��! B � Ϸ! B � � �� � �! � �] �� � �! e�
�� � � @ � � �! � V � �] ! x �_ @ �_ @ � �� @ ,�! X <�! W� I�! W� @ V�! � � d�! � � n�! � }�! � @ ��! �� � ��! �� � ��! � ��! � @ Ÿ! �� �
��
�� `� ��
�� `� ��
�� �� �! ��! �� �! �� @
�! W � �! � |� }� %�! R� |� F�! �� @ , � M�! � �� [�! x k�! l |�! l @ ��! � � ��! � ��! ! ` ? B ��! �� @ ��! W � ̹! 8 � ߹! B � �! O� �! O� � ��! � �! �� � � �� @ �! �� � �! �� � #�! B � /�! B � ?�!
Q�! 8
[�! �� @
h�! 8 �
v�! B �
��! �
��! B ��! ��! 8 @ ͺ! B ` �! B � �! B � �! B � 5�! B � G�! � U�! {� a�! {� ` ;� �� � w�! �� � �� �� ��! ��! ��! ϻ! �! �! $�! h $ _� X � 1�! 9x � @�! L I�! L � H? 8 P�! 8 X�! �� g�! ( e�
�� mG W @ s�! � ��! � � � ��! I� ��! ( $ � @ ��! � ü! �� � � � Լ! B �! B �! B @ ��! B ` �! B �! B �! B @ (�! B ` 4�! B � @�! B � L�! B � X�! B � Z� �� d�! �� l�! � �� B ��! B ��! B @ ��! B ` ��! B � ��! B � ��! B � ��! B � Ƚ! B ҽ! B �! B @ �! B ` ��! B � �! B � �! B � �}! � � *�! B � 4�! B ��
B �� @ >�! B @ G�! B ` T�! B � `�! B � �� B � o�! B � ��! 0 m b �� @ ¶ �� � �2 �� � �� �� �� �� @
��
�� �� ��!
` �X $� � @ �! L � � �� ,% '� @ ��! � � ��! A� � o 8 � ��! 8 � ɾ! 8 � ��
�� ��
�� 8 �� �� ؾ! V � e�
�� N Kx @ n �C � �M L � �! L @ � B � �! � M� { B @ 8k B ` �! �� � �� Y� � �! B � �! 8 � �! 8 � $�! h $ 2x � � V � @ � � ` 8�! �� �� L�! � �X �� [�! �� @ e�! �� @ w�! 8 @ �� � �# E � � �� @ �� �- �� ��! ��! ſ! �! �! &�! I�! h�! x�! ��! ��! ��! 8 H }` �� �! � @ �! � @ �! � �! � � �! H$ � �! � �! B �! B @ z �� ` �! 8 � 2�! B � B�! B � V�! n�! @ �
�� � 7Y �� �9 � �� �9 ��! �� @: ��! �X �: ��! �� @; ʚ! �X �; ؚ! �� @< �! �X �< ��! �� @= �! �X �= ��! �� @> [� �X �> �� � @? W� �� �? ��! B @A ��! B `A ��! �� �A ��! �� �A �! �� �B �! �� C �! �� �C T�! �X D ��! �� �D
�! �� E "�! �X @E >�! �� �E ^� B @F U�! � �F a�! � �F m�! B G ��! B G ��! n @G ��! B �G ��! �� �G ��! H ��! W @H � �� �H ��! �� �H ��! �X @I �! � �I � � �� � O� B c �! H #�! �� 0�! �� @ @�! �� � Q�! �� � d�! �� q�! �� @ }�! �� � ��! �� � ��! ��
�� �� ��! � ֘! B �! @ ��! � �! � �! ��! @ ��! � ��! � ��! B �! B "�! B @ ��! � �� � 2�! ?�! B @ �� B ` 6� B � ?� B � J�! � S�! \�! B @ d�! B ` {�! B � ��! B � ��
B � ��! B � ��! "�! B ��! @ ��! 0 "�! B ��! @ ��! 8 � ?�! B � ��! B � ��! B � յ B '� B � B @ ��! ?�! B "�! B ��! B @ յ B ` ��! � �� � �! ( [N �� ?�! B "�! B @ ��! B ` յ B � )�! � :�! K�! b�! 8 ��! @ t�! � ��! B � ��! ��! 8 ��! @ ��! 0 ?�! B "�! B ��! 8 @ ��! B ` ��! B � յ B � ��! � �� � B @ ��! ��! �! �! 3�! O�! o�! [ B ��! @ [ B Ң B �# B x� B ��! B @ ը B ` � ��! B ��! B � B ��! B �� ��! B ( ��! �� @ ��! B ` ��! 5^ � \�! B � ��! B �! B � B �� � B #�! B -�! B � �� 7�! �� ( �# �� �# �� B�! �� J�! �� ^�! �� l�! 0 � �� �� @
�� �� �� �� ��
�� �� �� ��
�� �� �� ��
�� �� �� ��
�� �� �� ��
�� �� �� ��
�� �� �� ��
�� �� �� ��
�� �� �� �� ~�! � ��! ������! ��! ��! ��! ��! ��!
�! $�! 8�! N�! g�! ��! ��! X �� �� ��! 4� �� ;� �� @ �� ��! �� �! L @ ��! 8 ��! �� V � � ��! � ��! �� ��! �� � ��! �� ��! �� � �! �� � F� I @ �! ( #�! 0�! =�! W� @ P�! � � j�! � � ��! �
�� �� �� ��! �� ��! �V @ ��! ` ��! � Y ' �� � �� @ � �� ` � ��
�� `� �� �� � �� ��
�� �� � �
�� �� �� � ��! � �� �� ��! � � ��! � ��! �� @ �! �� � /�! � � D�! 5� V�! � @ k�! � �
8 �� �� W �
�� �
� � 8 {� )� +� �
B ��
� ~�! �� �
� ��! @ ��! B ��! B ��! B @ ��! B ` ��! B � ��! B � ��! ?^ � 4� �� � � @ ;� � � �# � � � �! X �� �� �!
P -�! >� =�! >� @ z � � N�! � � Z�! 8� s�! � @ ��! � � ��! :� � ��! � ��! 8� @
�
�� � � ��! 4� �� � � @ ;� � � � � ��! ` -�! >� =�! >� @ ��! � � N�! � � s�! � Z�! 8� @ z � � ��! � � ��! � �! � @ �! � � �� � �
� %�! � � � 3�! I�! 8 R�! 8 Z�! 8 b�! x � � � � @ A0 � � r�! 8� � ��!
� ��!
� @ E� 8� � �� :� � ��! 8� ��! $� @ ��! $� � ��! &� � ��! � ��! � @ ��! � �
!�
�� #�
�� c %� �! �! � � (� @ "� �! '�! ;�! O�! f�! }�! ��! ��! ��! ��! ��! �!
�! +�! @�!
U�! h�! �� .x 8 �� I t�! � @ , B @ R. B ` �� B � �
+� � ~�! R� � 7Y � � W ��! � ��! �� ��! @ ��! � � ,� -� � ��! }` �� ��! @ ��! 0 ��! 0� � ��! B ! ��! B ! ��! B @! .� @ �! �! 8 �� B 1�! �1 8 8 I� 8 H�! 8 Y�! 8 � %� ^�! � k�! 6� p�! �� � u�! ��
�! B � ��! B � z�! B � ��! B � ��! B
��! B
�� ��! X $ C� e�
�� � @ ��! W � ��! � ��! �� �� N� @ � � ��! � ,� V � ��! � ��! ����
�! %�! <�! S�! j�! ��! ��! ��! ��! �� �� @ ��! ` g
�
:� ��! ��! � �! >� @
<� ;� �! � $�! � 7�! B� @ ! D� � J�! 8� � e( � X�! F� @ e�!
� � n�! H� � }�! H� ��! � @ ��! � � ��!
� � �! H� ��! H� @ ��! � � ��! � � ��! J� r�! � @ �� �� � ��! � � ��! � �! W� @ %�! N� � 8�! � � R�! P�
?�
8 �� � A�
�� z C�
9� �� E�
�� G�
�� c c I�
�� 8 L� M� =� K�
@ �� #� W > O� `�! s�! �� mG N� @ � � x�! � ��! T� U�
�� B B ��! W� X�
B �� ��! � ��! � ��! � ��! ]� ^�
�� ��! `� a�
�� �! c� d�
B �� B B �! � (�! [ �� @ :�! % O�! W�! `�! k�! v�! ��! ��! ��! ��! ��!
��! ��! ��!
��! ��! ��! ��! ��! �! �! �! $�! -�! 5�! >�! J�! U�! ^�! h�! q�! z�! ��! ��! ��! ��! ! ��! " ��! # ��! ��! i� ��! k� �� ��! m� �� B
�� g� j�
B �� g� B l� �! �! W �! o� @ �� !�! H =� 1�! @ ۯ � �� � ��
B w� 8 h� B @ [� � C�! B � U�! B � h�! 8 x�! 8 ��! R� ��! t� @
�� W s� p� r� ��! ��! ��! ��! �! �> u� �! B ( V � *�! @ 9�! � B�! � O�! ]�! W n�! 9x @ �? Y� � � Y� � �� @� �� �
Q� S� � 7� q�
� � ,� ��! h �� W �� @ � � @ ��! �� @ �� I � ��! 9� � ��! �� � ��! �� R� x� v� }�
�� �� �� _� ��! ��! �! (�! =�! R�! g�! }�! 8 �� 9� ��! �� @ � \� � е y� � ��! M @ �� � ��! 8 X�! 9� ��! �� @ ��! �� � ��! �� � ��! �� �! �� @ %� � �
�� �� �� �� �� �� ��
�� �� �� �� �! *�! 8�! B�! T�! d�! z�! ��! ��! ��! ��! @ �! �
b
�� �
�� n
�� y
�� �
��
�� m
�� w
�� �
�� (
�� g
�� � �
�� N 3
�� �
�� }�
�� � �� &� � ` 9�! �� C�! �� @ �� �� � N�! �� � �� �� ]�! �� @ �� �� � �� �� � q�! �� ��! �� @ ��! �� � ��! �� � �� ��! ?� ��! � @ �<! ` ��! �� ��! � @ ��! �� � �! � � �� �� �! �� @ �! �� � +�! �� � :�! �� M�! �� @ a�! � � t�! � � �>! � � �� �� 7� @ @� 7� � �� �� � ��! �� ��! �� @ ��! 7� � ��! �� � ��! �� �) 7� @ �� �� � ��! �� � ��! �� �! �� @ +�! �� � ��! �� � 3?!
h � �� �� �� @ ��! �� � �� l� � @� l� ��! �� @ ��! �� � �� �� � +�! �� �! �� @ �) l� � �) l� � �� �� �! �! *�!
�� ��
0� �� 2� ��
8 �� 2� g� ��
�� g� g� #� ��
�� #� ��
�� #� �� ��
�� 7� ��
�� 7� ��
8 �� 8 � � � � 2� ��
�� ��
0� �� 2� ��
8 �� 2� g� ��
�� g� g� ��
�� K� � ��
�� �� �� ��
�� 7� ��
�� K� � ��
�� A� 8 ��
0� �� 2� ��
�� 2� A� �� 0� ��
�� �� ��
�� �� 7� ��
�� 7� ��
�� 7� ��
�� �� ��
�� �� ��
� � ��
� 7� ��
� 7� ��
� 7� 8 ��
� � �� �
7� � S�!
H � A� � @ � � �� � �� � )� gK # @ |� � � � � �X �
�
�� g�! �! ��! ��! ��! 0 ��! @ �! P �! (�! 9�! K�! ^�! p�! ��! ��! @ ��! ��! ��! ��! �M! 8 �� � @ Ķ W @ �! B � �! B � )�! � -�! � 8�! B @�! �� @ G�! � � O�! � � V � Y�! � b�! � ��
x; � @ k�! � � � � ~�! � � j5 B � ��! � � _ � � ^P! 8 �X $� �: .� @ �: 0� � ��! .� � ��! 0� ��! .� @ ��! 0� � ��!
~! B ��! B ��! � @ ��! � P �! � ` �! � p .�! B � <�! B � M�! B � �! B �
� f�! < }�! B ��! B ��! B @ ��! B ` ��! B � ��! B � ��! B � ��! B � ��! B �! B %�! B @ B�! B ` O�! B � e�! B � ��! B �
� ��! D ��! � <� B � J� B
� ��! ��! � ~�! ��
� ��! $ � � ��! � ! �
� ��! �! �! 3�! D�! \�! t�! ��! ��! ��!
� ��! B ��! B ��! B ��! B ��! B �! B �! B (�! B 8�! B M�! B
�! B
V�! B � B _�! � � B � {�! B ��! B ��! B ��! B � B ��! � � B � ��
B ��! B ��! B � ��! B � ��! B �! B j5 B �
�! �! �! ,�! "� #� 3�! � :�! � !� $� @ R�! B ` ͺ! B �! B �! B @ �! B ` Y�! � |� Q7 B � � ! � � r�! B � ��! B � ��! B ��! B ��! @ ��! B � ��! � ��! B �
�! �! B @ "�! B ` 6�! B � K�! B � ��! B � � � Y�! B a�! � @ ��! (� ` r�! %� ` |�! B � ��! B ��! B ��! B @ U�! {� ` a�! {� � � )� � &� B � ��! ��! ��! �! /�! L�! e�! ��! @ ��! � ��! ��! ��! �! .�! 8�! K�! \�! m�! x�! � ��! � ��! � � �M � � ��! � @ �X h @
�� B -�
B �� B /� ��! ��! ��! ��! �! C�! c�! ��! ��! ��! ��! �!
�! 0�! C�! Z�! o�! ��! & � � x� � � .� � � � � � �� /�! '� C�! �" @ ?
` 6 ?
' C�! O�! , q3 @ ` ' � \�! A� f�! B� r�! C� �! @� ��! D� ��! � ��! � ��! ��! ��! @ � ` E� � ��! ��! ��! �! @ %�! ` ;�! � U�! � j�! � ?
� ��! ��! ��! @ ��! � ��! ��! ��! @ ��! � �! � �! ` /�! I� 4�! I� H�! I� L�! � � e�! � � �G ~�! �G j5 �~ ��! v
@ _ v
@ {�! ? � d� ��! ��! @ ��! ` �^ � ��! � ��! � ��! � �%! &! @ ��! � �! �
�! � � �! � -�! � :�! N�! W�! @ a�! � x�! � ��! ��! ��! @ W� ` u ! � ��! � ��! � ��! � �! �! @ &�! � ;�! � N�! \�! i�! @ z�! ` �� � ��! � ��! � ��! � �� �� ��! @ ��! ` ��! � � ��! �
��! �
\� �� @ �%! � &! � �! �! *�! @ >�! ` R�! � b�! � �! � r�!
K�
W� @
h� `
q� �
��! ��! ��! ��! @ ��! � ��! � �! � �! � &�! B�! R�! c�! (! !(! ��! @ �~ ` ��! h �w R� ��! �~ P� ��! �1 �� �� @ ��! ` g
� �~ � ��! � ��! U� S� �! g + @ Ѹ ` �� � � �� 0� g� �� #� @ �X $� � � h� � � �g ʦ K: @ #�! � ` /�! � � ;�! � � V � � G�! L � V�! 8 @
f�! 8 H
u�! `
�� �g �
��! ��! ��! ��! ��! ��! �! (�! C�! ]�! w�! ��!
��!
��! ��! ��!
�! 4�! S�! t�! ��! ��! ��! ��! $�! A�! ^�! �! ��! ��! ��!
��! ��!
�! !�! 4�! H�! [�! n�! ��! ��! ��! 0 e�
�� ��! �� @ V� B � ��! � � n �C ��! 8 @ ��! X ܕ S {N � � ��! �� � �! �� �! �� @ �! � �� � �! � � �w \� � Z� +�! 0 � �� � @ =�! f� � �� /x � �� #� @ � A�! J�! T�! @ b�! ` q�! � }�! � ��! ��! b� ��! d� @ + f� �
_�
U� � a�
U� c�
U� 8 e� ]� `� [� �� �� F� �� M� T� N� K� @�
�� � ��! ��! � t� ��! ��! JJ! u� ��! @ ��! 8 ` �! 8 h �! � &�! � 1�! � � >�! � E�! B K�! Q�! k�! w� {�! y� ��! y� ��! z� ��! �! x� �! y� ��! y� ( �! y� 0 �! y� 8 �! �! x� �! y� >�! w� ( �! y� 8 F�! � _�! x� k�! x� ~�! ~� ��! ��! w� >�! w� ��! �� �! � �! x� �! �� �! �� �! y� �! y� ( �! y� 0 ��! y� 8 $�! � �! x� �! x� M�! �� �! y� u�! y� ��! �� �! y� �! y� ( �� 0 ��! y� 8 ��! �! � �! �� x� �! �! �� �! �� �! y� @ �! y� H !�! y� P ��! y� X y� y� x� x� /�!
� I�! w� X�! w� i�! w� ��! w� ��! w� ��! w� ��! w� �! w� �! w� �! w� ��! w�
�! w� �! w� %�! �� >�! _�! �� i�! w� s�! �� ��! Y ��! {� ��! x� �! x� @ �! x� ` �! x� � �! x� � �! x� � ;�! x� � V�! x� p�! x� ��! x� @ ��! y� ` ��! �� h ��! �� � �! w� � �! w� � �! w� �! w� 5�! w� O�! w� 0 j�! w� @ z�! w� P ��! w� ` ��! w� p �! �� � �! w� � �! w� � ��! y� � �! y� � �! y� � 0�! �� C�! Y ��! {� ��! x� �! x� @ �! x� ` �! x� � �! x� � �! x� � ;�! x� � V�! x� p�! x� ��! x� @ ��! y� ` \�! y� h ��! �� p ��! �� � q�! x� � �! w� � �! w� � �! w� �! w� 5�! w� O�! w� 0 j�! w� @ z�! w� P ��! w� ` ��! w� p �! �� � �! w� � �! w� � ��! y� � �! y� � �! y� � ��! �� ��! ! Y ��! {� ��! x� �! x� @ �! x� ` �! x� � �! x� � �! x� � ;�! x� � V�! x� p�! x� ��! x� @ ��! y� ` \�! y� h ��! �� p ��! x� � ��! x� � q�! x� � �! w� � �! w� � �! w� �! w� 5�! w� O�! w� 0 j�! w� @ z�! w� P ��! w� ` ��! w� p �! �� � �! w� � �! w� � ��! y� � �! y� � �! y� � �! �� �! " Y ��! {� ��! x� �! x� @ �! x� ` �! x� � �! x� � �! x� � ;�! x� � V�! x� p�! x� ��! x� @ ��! y� ` \�! y� h �! w� p �! w� � :�! w� � ��! x� � q�! x� � �! w� � �! w� � �! w� �! w� 5�! w� O�! w� 0 j�! w� @ z�! w� P ��! w� ` ��! w� p �! �� � �! w� � �! w� � ��! y� � �! y� � �! y� � W�! �� o�! " \ ��! {� ��! x� �! x� @ �! x� ` ��! x� � ��! x� � �! x� � ;�! x� � V�! x� ��! x� ��! x� @ �! y� ` \�! y� h �! w� p �! w� � :�! w� � �! x� � q�! x� � �! w� � �! w� � �! w� �! w� 5�! w� O�! w� 0 j�! w� @ z�! w� P ��! w� ` ��! w� p �! �� � �! w� � ��! w� � �! w� � �! y� � ,�! �� � 8�! �� P�! � b�! y� ��! y� q�! y� �! �� ��! % l ��! {� ��! x� �! x� @ �! x� ` ��! x� � ��! x� � ��! x� � ��! x� � V�! x� ��! x� ��! x� @ �! y� ` \�! y� h �! w� p �! w� � :�! w� � �! x� � q�! x� � �! y� � �! �� � ��! x� �! x� �! w� @ z�! w� P ��! w� ` "�! w� p �! �� � �! w� � ��! w� � �! w� � �! y� � 7�! y� � L�! �� � ^�! y� � j�! w� � �! w� � ��! �� ��! �� ��! 8 ��! {� �! x� �! x� @ ��! x� ` " x� � - " y� � H " y� � W " w� � c " w� � w " w� � �! �� � � " w� � " w� 0 � " w� @ � " w� P � " w� ` � " w� p � " y� � � " y� � " y� � " y� � 2" y� � I" y� � W" y� � j" y� � }" & ��! {� �! x� ��! �� @ �" x� � �" x� � �" x� � ��! �� � �" x� � �" x� � �" x� � " x� #" x� " y� @ 4" y� H G" y� P W" y� X l" x� ` �" x� � �" w� � �" w� � �" w� � �" w� � �" x� � �" w� �" w� " w� " w� 0 -" w� @ B" w� P M" x� ` e" x� � |" w� � �" w� � �" w� � �" w� � �" w� � �" w� � " �� x� x� ` x�
" � #" y� 1" y� ?" y� L" �� _" _�! �� z" y� �" �� �" �" w� �" w� �" w� �" w� 0 " w� @ $" w� P :" w� ` P" w� p f" �� � o" y� � ~" y� � �" y� � �" y� � �" y� � �" y� � �" y� � �" y� � �! y� � �" y� � �" �� " � ��! {� " �� �� #" D" x� ^" w� p" w� 0 {" �� �" ��! {� �" �� �� �" �" w� �" y� " y� " �� 2" ��! {� E" �� �� P" ��! {� d" w� t" w� 0 �" w� @ �" w� P �" w� ` �" w� p �" �� " *" w� 6" w� =" w� L" w� 0 Z" �� @ w� j" �� �" �" y� �" y� ��! �� �" �� �� �" �� �" �" w� �" w� " w� p" w� 0 " " �� . " A " y� ��! �� S " �� �� ] " �� o " � " y� � " �� � " y� � " �� w� � " �� � " �
" y�
" y� .
" y� @
" y� R
" �� o
" � �
" y� �
" y� �
" y� �
" y� �
" �� �
" y� " �� " �� "
*" w� 2 " w� C " w� U " y� 0 i " y� 8 } " w� @ �� P � " y� X � " w� ` p" w� p � " �� � " � ��! {� � " �� � " �� � � " y� � " y� ( �! y� 0 " y� 8 " y� @ �! �� H y� �� ' " �� M " h " y� u " y� � " �� � " � " �� f" �� � " y� � " �� � " � " �� � " y� � " y�
" �� �
" w� $
" w� p" w� -
" w� �� :
" � " �� �� S
" �� k
" � " �� �
" y� �
" y� �
" �� �
" �� �
" � " �� �
" y� �
" y� �
" �� " �� ," @" {� I" y� U" y� ( � y� 0 "� y� 8 1� y� @ ?� y� H M� y� P a� y� X a" �� t" �" x� �" x� �" �� �" �" w� �" x� �" �� " ." x� >" w� M" w� 0 Y" �� r" 4 ��! {� �! x� �" x� @ �" x� ` �" �� � �" x� � �" x� � �" x� � �" x� � �" w� �" y� �" y� " x� �" x� @ �" x� ` " w� � $" w� � �" w� � 2" w� � J" w� � " y� � 4" y� � b" �� � |" �� �" �� ` �" �� � �" x� � �" x� �" x� �" x� @ �" x� ` " w� � &" w� � 6" w� � I" w� � a" w� � t" w� � �" w� � �" w� � �" x� �" x� �" w� @ �" w� P " x� ` " y� � (" y� � 4" w� � @" w� � ^" y� � i" y� � " �� � x" �� � �� �� x� �" � �" x� �" x� �" x� �" x� �" �� �" �" �� �" x�
" �� " J ��! {� �! x� �" x� @ �" x� ` �" �� � �" x� � �" x� � �" x� � �" x� � �" w� �" y� �" y� " x� �" x� @ �" x� ` " w� � $" w� � �" w� � 2" w� � J" w� � " y� � 4" y� � ?" �� � K" �� �! �� @ �" �� � �" x� � �" x� �" x� �" x� @ �" x� ` " w� � &" w� � 6" w� � I" w� � a" w� � t" w� � �" w� � �" w� � �" x� �" x� �" w� @ �" w� P " x� ` " y� � (" y� � 4" w� � @" w� � ^" y� � W" y� � m" y� � �" y� � �" y� � �" y� � �" y� � " y� � &" y� � \�! y� � I" x�
a" ��
v" w� �
�" w� �
�" �� �
�" y� @ ��! �� H �" y� ` �" y� h �" y� p �" y� x �" y� � " y� � %" y� � 8" y� � x" �� � y� ( x� K" = ��! {� �! x� �" x� @ �" x� ` �" �� � �" x� � m" x� � �" x� � y" x� � �" w� �" y� �" y� ��! x� �" x� @ �" x� ` " x� � �" w� � 2" w� � J" w� � " y� � 4" y� � ?" �� � K" �� �! �� @ �" �� � �" x� � �! x� �" x� �" x� @ �" x� ` " w� � &" w� � 6" w� � I" w� � a" w� � t" w� � �" w� � �" w� � �" x� �" x� �" �� @ �" x� � @" w� � ^" y� � W" y� � m" y� � �" y� � �" y� � �" y� � �" y� � " y� � &" y� � \�! y� � I" x�
a" ��
�" x� �
�" �� �
" �� @ �" w� � " w� � x" �� � w� (" ;" y� I" y� U" �� g" A ��! {� �! x� �" x� @ �" x� ` �" �� � �" x� � m" x� � �" x� � y" x� � �" w� �" y� �" y� ��! x� �" x� @ �" x� ` " x� � �" w� � 2" w� � J" w� � " y� � 4" y� � ?" �� � K" �� �" y� @ �" y� H �" �� P �! �� � �" �� �" �� � �" x� � �! x� �" x� �" x� @ �" x� ` " w� � &" w� � 6" w� � I" w� � a" w� � t" w� � �" w� � �" w� � �" x� �" x� �" �� @ @" w� � ^" y� � W" y� � m" y� � �" y� � �" y� � �" y� � �" y� � " y� � &" y� � \�! y� � I" x�
a" ��
�" x� �
�" �� �
" �� @ �" w� � �" y� � �" y� � x" �� � �� �� �" " x� " w� 6" w� 0 H" y� @ Z" y� H ��! �� P o" �� �" " x� " w� �" w� 0 H" y� @ Z" y� H ��! �� P �" �� �" 4 ��! {� �" �� �� �" ��! {� �" � �� " " x� " w� �" w� 0 H" y� @ Z" y� H ��! �� P 9" � T" ��! {� �" � � �
� �� l � �� s" �� {" �� �" �� �" �� �" �� �" � �� �" � �� �" �� �" �� �" �� �" �� �" �� �" 4 � �� �" �� �" � �" � �� � �� ˲ � �" � |� � }� ˲ �� �P ��
" ��
" �� " �� s� �� v� ��
� � � � �� � �� �� �� �� �� �� �� �� �� �� �� �� �� �� �� �� �� T" � l" 8 r" 8 �" �" B @ �" � ` �" B � �L! 3� � �" h � �" � *" � �" �M! �� @ �" , 3B! $ �" � x �" � " " " 8 @ !" 8" M" a" s" �" �" �" x $ �� �! B �E �u B �E �" �� F �" 8 @F �" 8 HF �� -� �F T� W �F �" 8 G �" 8 G " 8 G (" � G LI! �� @G ��
�� H <" �� K ޞ *� @K G" +� `K N" �K �� ,� e" �" y� �" y� ��! �� �! �� �" /� �" �" y� �" y� �" w� " w� " w� 0 " " 1� 8 " �" y� �" y� ��! �� P " 3� g " � " w� � " w� � " w� � " w� 0 �" y� @ ��! �� H � " 5� � " � " w� " w� >�! w� �! y� 0 " y� 8 " y� @ ! " y� H �" y� P ��! y� X - " 7� D " � " w� " w� >�! w� �! y� 0 " y� 8 " y� @ ! " y� H �" y� P _ " y� X j " 9� � " y� � " y� � " � " w� " w� >�! w� �! y� 0 " y� 8 " y� @ � " y� H ;� P _ " y� X � " <� ��! y� " y� � " �" y� >� � " w� >�! w� �! y� 0 �! y� 8 " y� @ � " y� H � " y� P _ " y� X " x� ` " ?� 7 " � N " x� �" x� [ " A� q " B� � " x� � " C� >�! w� �! y� 0 �! y� 8 " y� @ � " y� H � " y� P _ " y� X " x� ` � " D� � " N " x� " y� � " y� ( � " y� 0 _ " y� 8 �" y� @ � " y� H ��! �� P �! x� ` � " F� " + " x� 9 " y� @ " y� ( G " y� 0 � " y� 8 P " H� n " � " I� �! �� @ � " J� � " � " x� � " y� � " y� ( � " y� 0 �" y� 8 " L� ) " � " M� �! �� @ K " N� � " y� l " y� u " � " w� � " y� � " y� P� ��! �� ( � " Q� � " � " w� � " y� � " y� � " y� � " y� ( ��! �� 0
!" S� 1!" Z!" x� �! y� �! y� ( ��! �� 0 h!" U� �!" T� �!" V� �!" W� �!" X� �!" " w� "" y� "" y� �" y� 2"" y� ( H"" y� 0 " y� 8 ^"" Z� }"" " w� "" y� �" y� �"" w� �"" w� 0 �"" \� �"" #" w� "" y� �" y� �"" w� �"" w� 0 ,#" ^� N#" m#" 8� x#" [� ` �#" `� �#" � �#" w� �#" w� �#" w� �#" w� �#" w� $" w� $" w� !$" w� +$" w� 7$" w� �! w�
>$" b� R$" _�! c� n$" w� w$" d� �$"
�$" w� �$" w� �$" w� �$" w� 0 �$" w� @ �$" w� P %" w� ` %" w� p (%" e� � 8%" y� � C%" y� � �" y� � ��! �� � N%" f� s%" �%" y� �" y� �%" y� ��! i� y� �%" h� �%" � [� � ]� ˲ _� �%" � R� ˲ Y� �%" $ a� � 8� � :� ˲ =�
" @� �P E� �%" G� �%" ��! K� �%" O� (� )�
�� !&" � � -&" 6&" � A&" N&" d&" o&" y&" �&" �&" �&" ( �&" 0 �&" 8 �&" @ �&" H '" P !'" X .'" ` A'" h I'" p F� x Q'"
�w �b � f'" � �# � �� ( �� 0 j5 �� �� v'" �'" ( �'" 0 �'" v� ,� w� �'"
�� � �'" �'" �'" ( �'" x� 0 (" (" $(" /(" � :(" x e
�w u� n y� �� z� �8
}� ,� ~� s� {� E("
" ' ," � |� X(" t� c(" � n(" [� � � �� ~("
��! � �(" � 6 � �(" @ �(" H
�(" � �(" � �M �(" @ �(" H
?1 �� �� �� � � � �� @ j5 � �� � ֙ � �(" � �(" � � � � � �(" �
)" � )" � )" � $)" � ,)" � 4)" � ;)" B)" J)" R)" r� f)" �� 0 w)" �� � ٘ � Q7 �
�� s� �� @�! h �x .� �� �� @ V� @ \� ` � 4 � �)" ��
,� /x
� �� �� �� �� �� �)" @� ��
�� ��
�� q� �)" �)" H �)" *" � (*" N*" / w*" n �*" � �*" P �*" $ ��! {� �*" �� �*" w� @
+" w� P '+" w� ` >+" w� p P+" w� � k+" w� � y+" w� � �+" w� � �+" w� � �+" w� � �+" w� � �+" w� � �+" w� ," y� ��! y� y� ," # F ;," w� K," w� d," w� y," w� 0 �," w� @ �," w� P �," w� ` �," w� p �," w� � �," w� � �," w� � �," w� � -" w� � -" w� � '-" w� � 0-" w� � >-" w� T-" w� d-" w� q-" w� 0 y-" w� @ �-" w� P �-" w� ` �-" w� p �-" w� � �-" w� � �-" w� � �-" w� � �-" w� � �-" w� � ." w� � #." w� � 6." w� H." w� X." w� d." �� �." J ��! {� �." �� / { / J
@ �% �� {� � @ '� � � �." � �." � �." t � �." @ �." � �� 8 � �." �� � �� ^ @
�� � �� �� �� �� �� �� M� Q�
�� �� @ � � m� B @ �! B ` �� � � � � � �." X 8� X @ �X �� � ¶ �� �
/" P $ �� /" �� � �� &/" �� :/" h $ �� Y L � S/" e�
�� z �� @ � �
�� c/" ( t � @ i�
� I W � N� B u/" p � �� �/" f� � @ x� � �/" t � �/" B @ 8 A @ �C \� R� �� �� �� �� �� !� �� �� �/" �/" 0" !0" 60" K0" @ � [0" @ f0" ` � � r0" � � ' �� �� 8 k( hx @ �� �� � �0" � �0" � e�
�� �0" � �0" Pq W @ �0" � �� �� �� p� �� �0" �0" � �K L @ 1" I � 1" ' � @
�� 1" 21" ?1" L1" X1" d1" p1" |1" �1" �1"
�1" �1"
�1" �1" �1" �1" �1" �1"
2" 2" *2" 92" H2" V2" d2" r2" |2" �2"
�2" �2" �2" �2" �2" 3" *3" A3" X3" o3" �3"
�3" �3" � �3" � $ !� �0" �3" 8 @ �3" 8 H � �
�� ) ,�
�� ��
�� ��
�� �� �� �� @� �4" �4" d� @ �� � �4" � �4" �� ?
�4" :� �� =� �� �4" g � @ � �� � 5" @ 5" � � �0 � -5" �� � � �� @ E5" �� ?
\5" t5" }5" :� �� =� �� �5" �� gK @ �5" + � �5" :� �� =� �� �5" �� � o� @ �5" ( �� ?
� @ ` 6" � 6" � �6 6" @ (6" 8) @ /6" ;6" �Z �� @ � f� � G6" f� � f� �� �� �� �� �� �� �� �� �� t6" �6" �6" �6" �6" �6" 7" 27" K7" b7" q� �7" � �7" �7" @ �7" ` �7" � �7" �7" �7" �7" �� gK @ 8" � C�! � �
� �! � 8" + +8" :� �� =� �� >8" �! 8" C�! @ �
`
� O8" JN i8" @ u8" ` Q6" � ~8" + �8" �8" :� �� =� �� �8" �8" �� �8" @ �8" �! �8" 9" @ ` �w � 9" �� $9" :� � =� � 29" ?
` @ I9" � 8" � C�! � �
� R9" 8" C�! �
@ �! ` �� � j9" �� � �9" �� �9" �� w) @ �N �� r. � �~ � �� �9" :�
� =� � �9" l� v� @ }� � � �9" @ {N � �N 9x @ � L � :" L V � � ,% X � �� � }` �� Q '� @ �% �� � :" � �w � :" @ :" ` t� � � .:" � � 3:" \� � �� �� � ?:" i� � �r � �N 9x @ G:" � ]:" � �� w:" @ �:" �� � �:" � �:" � �� Y� @ �:" �8" B �� B ; W @ �:" �:" � �� �x @ w) � � � 0� \� �:" � � � �
W �� i� �� �� � 0� � � �� � �� � Z�
� � � � � � � 7� y� y� y� $ �:" x� ;" x� ;" y� @ ;" y� H ';" 2� P -;" 1� � 8;" x� � D;" x� � N;" x� ^;" 3� L z;" 4� �;" �� �;" x� � �;" x� � �! �� � �;" 5� �;" x� �;" x� �;" x� @ �;" w� ` �;" w� p �;" w� � �;" w� � ;" x� � �;" x� � <" 7� <" 8� <" 0� � -<" 9� 6� :� 8� �
>�
� t<" y� �<" y� �<" �<" w� �<" w� �<" y� A� ( �<" y� 0 ��! y� 8 �<" B� =" �<" w� �<" w� �<" y� A� ( �<" y� 0 @=" y� 8 I=" D� l " y� w=" y� =" �=" w� F� �! y� �=" y� �=" y� ( ��! �� 0 �=" G� �=" � C� � E� �=" H }` �� I� �� @ 4 �� � " � " � >" 8 3B! $ $>" M � ɠ �
� .>" � ��
� @� J� w>" ͂ �>" �>" @ �>" ` �>" � �>" � �>" �
M� N�
O�
� �>" ; ��
` U B � o� B � �x [ � �>" ; ��
` U B � o� B � �x [ �
?" H ; ��
` )� � ��
� G� � � � O� V� @ X� � �� � d 4 � �x [ @ '?" 0 ; e�
�� � � � ' � H?" O?" #;! @ �x [ ` U?" ( ; ?:" i� � �
� "l � JN �x [ o?" 8 ; �?" � aP � �) � � �N 9x @ �?" � �� � �x [ � �?" 0 ; �?" � aP � �) � � �?" �� @ �x [ ` �?" 0 ; �� ` �?" � �
� � � �� � �?" ܂! @ �x [ ` �?" 8 ; e�
�� � t # � G # � @ � �x [ � @" 8 ; e�
�� � t # � G # � @ � �x [ � ?@" ( ; �� � �� � �x [ @ a@"
P ; t � z � �@" @ ] � �
6 � �� �@" @ �x [ ` �@" 8 ; ;L � g � , ] @ �� 8 � �x [ � �@" ( ; ;L � � , �� 8 �x [ ( �@" ; �?" ` � � �� � �?" � �x [ A" ; �� ` �x [ � A" ; � W � � W � �x [ AA" ; �?" ` � � �x [ � gA" ( ; �! i� � e�
�� � �4" �x [ @ �A" ; �A" � ӣ � �x [ �A" ( ; e�
�� � �4" � �A" �A" �x [ @ �A" 0 ; �?" ` 6 � �N 9x � �% � @ �x [ ` B" ; � B ` o� B � �x [ � =B" iB" �B" �B" �B" C" �P �
.C" �P �
\C" �
�C" �C" �C" D" " 7D" cD" �D" �
�D" �D" E" �
8E" dE" �E" �E" �
�E" i � � F" �� ��
W B B �7 � Xt �� 3F" �� �7 � Xt �� PF" �� ��
W �� �7 � Xt �� dF" �� ��
W �� �7 � Xt �� F" �� ��
W [� \� ^� �7 � Xt �� �F" �� ��
W \� �7 � Xt �� �F" �� �7 � Xt �� �F" �� ��
W a� S� \� �7 � Xt �� �F" �� ��
W �� � �7 � Xt �� G" �� �7 � Xt �� G" �� ��
W � �7 � Xt �� >G" �� �7 � Xt �� ]G" �� �7 � Xt �� wG" �� ��
W t� 6 �7 � Xt �� �G" �� ��
W B 8 �7 � Xt �� �G" �� ��
W 8 �7 � Xt �� �G" �� ��
W S� �7 � Xt �� �G" .$ �7 � Xt ��
H" .$ �7 � Xt �� *H" �� ��
W W W �7 � Xt �� EH" �� ��
W S� 9x �7 � Xt �� eH" �� ��
W i� �� �7 � Xt �� �H" �� ��
W �7 � Xt �� �H" �� ��
W �� B B �7 � Xt �� �H" �� ��
W \� 9x �7 � Xt �� �H" �� ��
W B B �7 � Xt �� Q� h� g� f� e� d� c� b� a� `� _� ^� ]� \� [� Z� Y� X� W� V� U� T� S� R� � ~� }� |� {� z� y� x� w� v� u� t� s� r� q� p� o� n� m� l� k� j� i� I" � I" ����+I" ?I" TI" jI" �I" �I" I� �� �I" @ �I" �I" w� �I" y� �I" y� �I" � J" ;J" � �! �� DJ" � eJ" � " w� �J" y� �! y� �J" � �J" � " w� l " y� �! y� � " y� �=" y� ( ��! �� 0 �J" � �J" �
K" y� ��! y� K" y� $K" y� �! y� 5K" � PK" � " w� sK" � �! y� � " y� �=" y� ( �=" y� 0 ��! y� 8 |K" � �K" �
K" y� ��! y� �K" y� �! y� �K" � � " y� �K" y� �K" � " w� sK" � �! y� � �=" y� (
L" y� 0 ��! y� 8 L" � =L" �
K" y� ��! y� �K" y� �! y� YL" � sK" � l " y� tL" � " w� !� �! y� � �=" y� (
L" y� 0 @=" y� 8 �L" "� �L" �L" y� �! y� �L" y� �=" y� N " x�
L" y� @ �L" y� H ��! �� P M" $� %M" �L" y� �! y� �L" y� �=" y� GM" x� RM" y� @ [M" y� H ��! �� P kM" &� �M" �L" y� �! y� �K" y� ��! y� �! �� �M" (� �M" �L" y� �! y� ��! �� �! �� �M" *� N" 9N" +� DN" %� RN" '� ^N" )� qN" ,� �N" �N" y� �N" y� �N" .� � " w� �N" w� �N" /� �N" 0� l " y� �! y� ��! �� �N" 1� !O" � AO" y� TO" y� K" y� bO" y� oO" y� ��! y� $K" y� |O" 3� �O" 0� sK" 4� �! y� ��! �� �O" 5� �O" � AO" y� TO" y� K" y� bO" y� P" y� $K" y� P" 7� 6P" 0� sK" 8� �! y� �=" y� ��! �� ( ]P" 9� � �P" y� �P" y� �P" y� �N" y� ;� �P" �N" y� <� �P" =� �P" � AO" y� TO" y� K" y� bO" y� P" y� $K" y� �P" ?� � " w� �N" w� �N" >� sK" @� l " y� Q" A� B� �! y� �=" y� ��! �� ( >Q" C� dQ" � ��! y� �Q" y� �Q" y� RM" y� �Q" y� �Q" E� �Q" F� l " y� �Q" �Q" w� R" y� �! y� �=" y� R" y� ( �L" y� 0 G� 8 [M" y� @ R" y� H ��! y� P �! y� X (R" H� �L" y� R" y� PR"
R" y� �! y� J� �=" y� GM" x� RM" y� @ [M" y� H R" y� P ��! y� X �! x� ` yR" K� � " w� �R" w� �R" M� l " y� �! y� � " y� �=" y� (
L" y� 0 ��! y� 8 �R" N� �R" )S" O� �! �� @ 5S" P� _S" �" y� ~S" y� ��! �� �S" R� �S" �" y� �S" y� � " y� ��! y� �S" T� �S" �" y� �S" y� � " y� T" y� T" V� @T" gT" w� rT" w� T" y� �=" y� ( �T" y� 0 �T" y� 8 �T" X� �T" �" y� �I" y� ��! �� �T" Z� U" BU" [� x#" Y� PU" \� {U" �U" � x#" Y� @ �U" ^� �U" � " w� � " y� �! y� �U" �� V" `� %V" � " w� � " y� �! y�
L" y� �U" �� ( JV" b� nV" V" w� �V" w� �V" w� �V" w� 0 �V" w� @ �V" w� P �V" w� ` �V" w� p �V" w� � �V" w� � W" w� � W" y� � W" y� � (%" e� � "W" y� � 7W" y� � EW" d� UW" , ��! {� eW" e� pW" w� �W" w� �W" w� �W" y� 0 �W" y� 8 �W" y� @ �W" y� H X" y� P &X" y� X .X" 4 ��! {� eW" e� BX" w� �W" w� �W" w� �W" y� 0 �W" y� 8 �W" y� @ �W" y� H X" y� P &X" y� X WX" w� ` eX" w� p tX" y� � �X" y� � ��! �� � �X" h " y� �X" y� �X" 0� �X" h� �X" h " y� !Y" w� )Y" w� 1Y" j� TY" �%" y� ��! i� sY" l� �Y" �Y" y� ��! i� �Y" n� �Y" �Y" m� �Y" o�
Z" p� !Z" � " w� AZ" w� MZ" y� �! y� ( ZZ" q� 0 dZ" r� �Z" �Z" s� x#" Y� @ �Z" t� �Z" �Z" ]� �Z" u� �Z" a� �Z" c� [" � � � � ˲ � �P #�
" -� [" � 2� � 6� ˲ :� �P D�
" I� �P L� /[" � _� ˲ Q� H[" � S� � U� ˲ W� Z[" 4 � f� s" g� {� i� k� d[" �
� J� �[" y� �=" y� �[" �[" y� �� �[" w� 9 " y� \" y� ( �T" y� 0 �T" y� 8 \" �� � D\" � U\" g\" :� �� =� �� u\" �\" �\" �\" �\" �\" ]" @ ! B � (]" B � 4]" E]" N]" []"
X t]" �� B �� B @ �]" � �]" � �]" B @ �]" B ` �]" G � �]" > � ^" > ^" @ (^" � �� 8 � 9^" � G^" �� _^" �� @ v^" �� � �^" �� � �^" �� �^" �� @ �^" �� � �^" �� � �^" �� �^" �� @ �^" �� � �^" �� � _" �� _" �� @ 8_" � � O_" � � n_" �� �_" �� @ �_" �� � �_" �� � �_" �� �_" �� @ `" �� � `" � � &`" �� 8`" �� @ ^`" �� � o`" �� � �`" �� �`" �� @ �`" �� �
��
�� B B B B B B ��
�� B ��
�� B B ��
�� W B B � B B � B ��
�� W B B B B ��
�� W � � ��
�� B B �� � B �� �� ��
�� B B �� � ��
8 �� B B B ��
�� W �� B B B ��
8 �� W ��
�� W ��
�� B B B ��
8 �� ��
B �� ��
B �� 8 B ��
�� B � ��
B �� B B B B � B ��
B �� B ��
B �� B B B B B ��
�� � B ��
�� B B B � � ��
�� �� � B �� ��
�� B B ��
�� B B B ��
�� B B B ��
B �� ��
�
"� ?�! � e�
�� d� � @ �`" L � V� � ��! �� @ �`" � ?�! B � �N � I �� � ��! � }` �� �`" �� @ �`" z � �`" �� a" �� � a" � a" W &a" @ 9a" W � Ka" W � Ya" � ea" wa" w�! 8 @ �� � P � � ` �a" � p �a" 8 � �a" X � �a"
�! @
�a" 8 �
�a" I �
�! H$ �
B�! @ ��! ` 0� �� � �}! �
�a" �
�a" �� ��! n @ �a" b" �� b" �� @
��
8 �� ?^ � � �� *b" � � }` �� @ a" �� � 3b" �� � 6 j� B @ �� �� � ;b" � � q� � Cb" � � Rb" 8 � �Q B � db" �� hb" W @ lb" L � xb" � �b" B �b" I @ �b" ` �b" � t]" � �b" �� � �� �� � �b" B � �b" � � ��
�� ?^ �� �b" P �b" B c" �� @ &c" � 5c" � Cc" � Qc" > dc" @ xc" � P �c" 8 ` �c" 8 h �c" B � �c" � �c" � �c" �� d" 'd" B 6d" B Dd" B @ �� �� �� fd" }` �� -� ;x @ td" 5� a� -� ;x @ �� �� }� b� �� |� �� [� �� �d" �� �
b� @ � b� � �> � ��
e" x $ 2x }` �� F� 9x @ �D � V � � �� � � �� �e" ( � � �e" B �e" B
�� �e" $ � � �e" B
�� �e" , ��! �� f" B !f" B @
�� 0f" , ��! �� If" B Wf" B @
�� lf" z B �f" B ~! B @ �f" , � � P{! ��
�� �f" D ��! �� T{! �� ` X{! �� �
�� �f" D ��! �� ]� �� ` X{! �� �
�� �f" t ��! �� \{! �� g �� � �f" �� � g" �� @
�� g" '� B z B �f" B @ ~! B `
�� g" $g" 7g" Kg" cg" wg" �g" �g" �g" �g" �g" �g"
h" 0h" Ih"
_h" $ � � xh" B �h" �
�� �� �h" \ � � ��! �� ;� �� ` �h" �� � �h" �� �h" �� � �h" $ � � �h" B �h" � �h" , � � i" B $i" B .i" B @
� 6i" < � � i" B <�! B Oi" B @ 5" B ` bi" B � ti" B � �i" B �
� �i" H � � �i" B �i" B �i" B @ �i" B `
j" B � $j" B � @j" B � Uj" B � jj" B �j" B
� �j" 4 � � i" B �� B �� B @ �� B ` �j" B �
� �j" h � � i" B $i" B .i" B @ �� B ` �� B � �� B � �� B � � B � � B >� B U� B @ �j" B ` p� B � k" B � 'k" B � Kk" B � wk" B �k" B
� �k" � �k" � �� B @ �k" B ` �k" B � �� B � l" B � ?l" B � _l" B �� B �l" B @ �l" B ` �l" B � �� B � �l" B �
� m" � �%"
� � B � "m" B )� B >m" B @
� Zm" � sm" � � B ` "� B � C� B � xm" B � =� B � P� B Y� B �m" B @
� �m" � �m" � o� B ` �m" B � �� B � �m" B � �� B �
n" B �� B /n" B @ �� B ` Qn" B �
� sn" 0 � � i" B �n" B $i" B @ .i" B `
� �n" 4 ��! � �� B �
� �n" @ � � i" B �n" B �n" B @ �n" B ` o" B � o" B � +o" B � 9o" B �
� Eo" @ � � i" B �n" B �n" B @ �n" B ` o" B � o" B � +o" B � 9o" B �
� ^o"
P � � |o" B �o" B �o" B @ �o" B ` �o" B � p" B � %p" B � @p" B � [p" B up" B �p" B @ �p" B `
� �p" , � � i" B Oi" B <�! B @
� �p" ( � � �p" B
q" B
!� q" ( � � 8q" B Iq" B
#� Xq" 0 � � qq" B �q" B �q" B @ �q" B `
%� �q" H � � �� �q" �� �q" �� �
�� r" ��
r" �� r" �� r" �� %r" � (r" � C� � 0r" � � � 9r" � Br"
� Kr" � Tr" � ]r" � G� � fr" � pr" � zr" � �r" � �r" !� �r" #� �F %� � (� �r" �5 ��
)� *�
+� �� � � "� $� � � � &� � � '� �� �� �� �� �� �� � �
� � � � � � �� �� �� �� �r" �7" ?
�r" :� �� =� K�
Z� L� M�
� � {N � �X $� @ b� / � �r" � s" � ]� W � s" N� s" @ "s" L � .s" L 6s" � � =s" � @ Hs" � �! @ V� ` �! ?
Zs" @ `s" ` ?
ms" �3 R� \! S� V� T� �s" :� Q� =� U� V� U� �� �s" I O �N 9x � Z� �s" �s" �s" �s" �s" t" � t" �2t" �
�� ]� �� St" 0 t � @ ]u L � Y L �� `� kt" H � b� � � � � � � h B � B xt" � e� � B 6 j5 B �t" � }� Q7 B � �t" � � �t" B � �t" f� � �t" B � �t" B �t" B �t" B @ �t" B ` u" B � u" B � "u" B � 1u" B � Au" B Nu" B [u" B @ ru" B ` u" B � �u" B � �u" i� � �� � �u" � �u" B � j� g� B � �u" Q7 B �u" B � �� @ �u" �( B �u" , ` �� � Ϫ m� � B � FC ��
v" l� v" � � k� �t n� � +v" @v" Yv" nv" �v" �v" �v" �v" �v" w" , � |� -w" � Fw" � \w" � uw" � �w" � ! Q7 @ �w" �w" �W �w" �w" �w"
x" � x" x" ,� �! �! ( �! 0 �( 8 � :X B V� B �� B � B � u� 6& B $x" � �7 b �� � �W B 0 -x" � P
X s� ` v� � ,X B � V� t� � :X � �� � � FX � 5x" � � cX p B @ Ax" ` � d� � c� �� o� l� w� �� � :� '� h� �� � B �x" �x" P �x" ` �x" a y" p .y" � Gy" `y" � ny" ~y" �y" H � �� �y" B �y" B @ �y" B ` �y" B � �y" B � z" B � 'z" � � 6z" � � Fz" � Vz" � gz" uz" ( �5 W� 0 �z" B @ �z" B ` �5 �� � �z" �z" �z"
{" @ +{" � J{" j{" �{" �{" � �{" |" H � �� �y" B �y" B @ �y" B ` �y" B � �y" B � z" B � 'z" � � 6z" � � Fz" � Vz" � gz" uz" ( �5 W� 0 �z" B @ �z" B ` |" � 1|" � K|" � �5 � h|" � � x|" � � �|" B � �5 ^ � �|" H � �� �y" B �y" B @ �y" B ` �y" B � �y" B � z" B � 'z" � � 6z" � � Fz" � Vz" � gz" uz" ( �5 W� 0 �z" B @ �z" B ` |" � 1|" � K|" � �5 � h|" � � x|" � � �|" B � �|" B � �5 �� �|" $ l � �� �y" B �y" B @ �y" B ` �y" B � �y" B � z" B � 'z" � � 6z" � � Fz" � Vz" � gz" uz" ( �5 W� 0 �z" B @ �z" B ` |" � 1|" � K|" � �|" � h|" � � x|" � � �|" B � �|" B � �|" B �|" � }" � 0 #}" � @ 6}" � P I}" B ` Z}" B � j}" B � �}" B � �}" B � �}" B � �� �}" � � �� �y" B �}" �� @ �y" B � �}" B � z" B � ~" �� � gz" uz" ( /~" 0 �5 8 �z" B @ �z" B ` |" � 1|" � K|" � �|" � ;~" B � T~" B � �|" B � a~" ^ I}" B ` Z}" B � j}" B � u~" ^ � �~" B �~" � @ �~" � P � � ` �~" � �� �~" B �~" � @ " � P " 0 � �� 7" B �~" � @ � � P U" B ` x" B � �" "� � �"
�" � �" � �" � �" 0 �" 8 �" � @ �" P �" X ? � ` � � p *�" � � �� �! �X �� � Q7 P�" ( \�" 0 p�" 8 ~�" @ � �� H �� ��" ��" �z B ��" �z �� Հ" ' �" �z � ��" �� H �� �" �" � � -�" � >�" B J�" �� U�" �� � _�" �� j�" B @ �� r�" ��" B &" ��" ( ��" � 0 ��" @ Ɂ" H ҁ" P �" X �"
�" ��" � ��" Ɂ" �" 8 ��" j5 � � � � <�" �� 0 ��
E�" ��" B &" ��" ( f�" 0 q�" 8 {�" @ �5 H ��" P �5 X ��"
�" f�" q�" {�" ��" ��" 8 ��" j5 � � � � ʂ" �� 0 ��
Ԃ" ;" I" �" �" �" �" )�" �� 8�" �� � �� �� K�" - � �� m�" B x�" B @ ��" B ` ��" B � ��" � � ��" � � ��" � � Ӄ" � � �" � � ��" � �
�" � �" � -�" � <�" � 0 F�" � @ W�" P b�" X s�" ` ��" h ��" p ��" x ˄" � ل" � �" �
�" � "�" � 1�" � �5 � �5 � ?�" �� � O�" �� ]�" �� � l�" �� � }�" �� @ ��" �� ��" �� �
��" �� ��" �� � ȅ" �� � " �� � �" �� � ��" �� @ �" �� � �� � B B �" . � �� m�" B x�" B @ ��" B ` ��" B � ��" � � ��" � � ��" � � Ӄ" � � �" � � ��" � �
�" � �" � -�" � <�" � 0 F�" � @ W�" P b�" X s�" ` ��" h ��" p ��" x ˄" � ل" � �" �
�" � "�" � 1�" � �5 � �5 � ?�" �� � ;�" �� J�" �� � ]�" �� � p�" �� @ ~�" �� ��" �� �
��" �� ��" �� � ȅ" �� � " �� � ��" �� � ��" �� @ ��" �� ��" �� � � �� B ? Ɇ" ؆" � �" � ��" � �5 � 0 �5 B @ �" ` %�" h @�" p a�" x o�" � �5 �� � 6 ^ � ��" # @ � �� m�" B x�" B @ ��" B ` ��" B � ��" � � ��" � � -�" � � W�" � b�" � "�" � 1�" � �5 � �5 � ��" �� ��" �� �5 �� ?�" �� ;�" �� ` J�" �� � ��" �� ]�" �� � 6 �� � p�" �� �
��" �� ` ��" �� ~�" �� � ��" �� � �� �� ` ��" �� � ��" �� � ȅ" �� � " �� h g� �� @ ��" �� B �B � " LJ" �! �� ·" Ӈ" �" \ �" � �" � �" �� � -�" � �� m�" B x�" B @ ��" B ` ��" B � ��" � � ��" � � -�" � � W�" � b�" � "�" � 1�" � �5 � N�" � ��" �� ��" �� �5 �� ?�" �� ]�" ` p�" h ��" p ��" x ��" � È" � Ԉ" �� � �5 �� � �� n �" �" �" �" +�" 8�" D�" P�" [�" f�" s�"
��" ��" ��"
��" ��" lj" ԉ" �" �" ��"
�" �" "�" .�" ;�" I�" W�" e�" r�" }�" ! ��" " ��" # ��" , � �� ��" Ċ" ( � 0 "� 8 1� @ ?� H M� P a� X Ҋ" B ` �" B � �" B � �" B � 8�" B � O�" B a�" B z�" B @ ��" H � �� ��" Ċ" ( � 0 � 8 1� @ ?� H M� P a� X Ҋ" B ` �" B � �" B � �" B � 8�" B � O�" B a�" B z�" B @ ��" ` ��" h ċ" � p ��! � � ��! � � �! � � B�! � � O�! � � ��! � � ��! � ��! � %�! � e�! � Ӌ" B �" B ��" & p � �� ��" Ċ" ( � 0 � 8 1� @ ?� H M� P a� X Ҋ" B ` �" B � �" B � �" B � 8�" B � O�" B a�" B z�" B @ ��" ` ��" h ċ" � p ��! � � ��! � � �! � � B�! � � O�! � � ��! � � ��! � ��! � %�! � e�! � Ӌ" B �" B �" @ �" H (�" W� P 4�" B ` >�" � � �5 �� � Q�" � � �� ��" Ċ" ( � 0 "� 8 1� @ ?� H M� P a� X d�" B ` ��" B � ��" B � ��" B � ތ" B � �" B �" B (�" B @ F�" ` ��" h X�" p �5 x Ӌ" B � �" B � b�" B � 4�" B � s�" ��" � ��" B ��" B � �� @ ��" � �� ͍" ۍ" ( �" 0 �" 8 �" � @ �" � P ��" � ` &�" � p :�" B � L�" � [�" � j�" � z�" � ��" � ��" � ��" � ��" � ʎ" < � �� ݎ" B ��" B @ �" B ` :�" B � �" B � 7�" B � N�" � [�" � m�" � � ~�" B ��" B ��" B @ ��" B ` я" B � �" B � ��" B � �" B � )�" B @�" B Y�" B @ k�" B ` ��" B � ��" � � ��" � � ��" B � Ȑ" B � ܐ" B �" B ��" B @ �" B ` ��" B � ��" B � !�" B � 5�" B � N�" B ^�" B n�" B @ ~�" B ` ��" B � ��" B � ��" B � ��" B � ё" B �" B ��" B @ �" B ` &�" B � >�" B � V�" B � n�" B � ��" B ��" B ��" B @ ˒" B ` ޒ" B � �" B � �" B � )�" B � � � H�"
� �� .�! B [�" B @ o�" B ` |�" � � ��" � � ��" � � ��" � � Г" � ޓ" � u ! � �" � ��" B � �" �" C�" f�" ��" ��" ʔ" �" 4 � �� .�! B [�" B @ o�" B ` |�" � � ��" � � ��" � � ��" � � Г" � ޓ" � u ! � �" � ��" B � �" 5^ �" � � #�" � � 7�" D � �� J�" B [�" B @ o�" B ` |�" � � ��" � � ��" � � ��" � � Г" � ޓ" � u ! � �" � ��" B � �" 5^ �" � � #�" � � Y�" B � e�" B � � �� � y�" ��" ��" ܕ" �" #�" E�" e�" T � �� J�" �� Г" � ޓ" � u ! � �" � ��" B � x�" 5^ ��" B � Y�" B � � �� � ��" ��" ��" W� ��" і" 4 �" B �" B �" B @ � �� ` �" � � �" � � )�" � �P � ��" � ��" � 7�" � ?�" � M�" � [�" � g�" � v�" � ��" � ��" X � �� ��" � ��" � 0 ֗" � @ �" � P �" � ` !�" � p 1�" � � v�" � � H�" � Г" � ޓ" � X�" � h�" �� � �� t�" D 7�" ?�" )�" ��" ��" � ��" � 0 !�" � @ �5 � P ��" B ` � ^ � ��" � � ͘" ` � �� �" � �" � 0 �" � @ )�" � P >�" � ` [�" � p s�" � � H�" � Г" � ޓ" � X�" � �P � ��" � ��" � �5 � �" B � ��" B ��" B ��" B @ ��" B ` 6 5^ � h�" �� �� Ι" < �" B �" B �" B @ � �� ` �" � � �" � � )�" � �P � ��" � ��" � 7�" � ?�" � M�" � [�" � �" � v�" � �" � ��" � �" �
�" � 0 ��" � @ �" � � �� ��" � ��" � 0 ֗" � @ �" � P �" � ` � � p 1�" � � v�" � � H�" � Г" � ޓ" � X�" � h�" �� � �� 2�" T �" B �" B �" � @ �" � P )�" ` �P h ��" p ��" x 7�" � ?�" � � W � M�" � [�" � �" � v�" � �" � � G�" � ��" � �" � Q�" � 0
�" � @ [�" � P ��" � ` e�" X � �� ��" � ��" � 0 ֗" � @ �" � P �" � ` � � p 1�" � � ��" � � H�" � Г" � ޓ" � X�" � h�" �� � �� ��" X � �� ��" � ��" � 0 ֗" � @ �" � P �" � ` !�" � p 1�" � � v�" � � H�" � Г" � ޓ" � X�" � h�" �� � Κ" � �" B ��" B �" � �" B .�" B 6�" P�" �� \�" �� e�" H �z �� � � @ ��" ��" ��" ɛ" @ �� � ܛ" �� �" �� �" �� �" �� �" �� �" @ �" �� �" �� ��" �� ��" �� �" T ܛ" �� �" �� �" �� �" ��
�" X ��" �� �" �� �" �� �" �� #�" �� h�" T '�" �� *�" �� �" �� #�" �� .�" ܛ" �� �" �� �" � 7�" �� �" �� ;�" �� #�" �� �� �� �� �� �� �� �� �� �� ��
�� �� ! V�" n�" ��" ��" ��" Ϝ" �" � ��" � �" � �� �" .�" M�" g�" ��" ��" ��" ӝ" �" � ܃ V� @ �! ` '�" :� �� �� � �� q3 @ �� #� � @ � ` 8�" ( U�" ^�" .~ @ g�" �� ` l�" �� � q�" , U�" ^�" .~ @ g�" �� ` l�" �� � '� @ � ��" ��" $ ��" � �� @ E� ` ɞ" � Ξ" � '� � Ӟ" �� � מ" X }` �� V � @ 6 �� @ �" P }` �� V � @ 6 �� @
�" '�" J�" p�" ��" � A �� �� ��" -� ;x �� � ]� �� ʟ" �5 ޟ" @ B � �" � ��" �" *�" E�" �� ��
� ��
�� ��" Ġ" ֠" �" ��" �" #�" :�" L�" d�" u�" ��"
��" ��" ��"
С" �" �" �" �" +�" ?�" P�" b�" u�" ��" ��" ͢" �" �8 � ��" � � B @ � � o� � �" �� �� ,�" 8�" H�" [�" l�" ~�" ��" ��" ��" ƣ" ٣"
�" �" �� �� �V @ ��! ` �" f� A� w� M� @ x� �
� �" � )�" ����8�" K�" ]�" q�" ��" � ��" ������" ��" Ϥ" �" ��" ��" B @ �" B `
� �" -�" J�" g�" {�" ��" �
� �
� � � � � H� � �� '�" �8 � �Y � D�" �8 � �Y � b�" t�" ��" j� � ��" _�" ( ��" B @ ��" ��" � ɦ" � ٦" � �" � � )� ��" !� B �" �" 3�" M�" h�" ��"
a� ��" ��" ��" Ч" ާ" �" ��" �" 5�" S�" s�" ��" ( f� B ��" B ��" B @ Ĩ" B ` ˨" B � Ҩ" B � ٨" B � B � �"
&� �" �" B � @
(� �" !�" 8�" M�" l�" ��" ��" ' *� L @ ��" ©" +� ǩ" , B �� c @ թ" 8 + �N @ g � �" � �� B �" -� @ �" ��" � � @ � � � � �" 0 I L 3 /� � �" � � @ !�" X � b� o�
� ? � � +�" H � b� � � o� � Х" B 9�" 8 � b� � �� � H � b� �r 3� I�" P 5� � @ )� V�" I L l�" �� � t�" ��" ��" ֪" �" � ;� ��! �� @ ' *� � @ <� 0� ,� � /� 0� '� 8� f� x� r� n� .� K� 1� �� 4� 2� 3� 6� f� ` �� �� I� �� �H 4 �� �L ˫" �� �7 3� �� ��! � � � ի" ) }` �� ޫ" �" �" ��" �" �" �" $�" � � Q7 � � � { � 0 $�" T� /�" < =�" B ��! � ! � 0 N�" � @ ^�" � P j�" W� ` U� u�" �� � ~�" � u�" X� � ��" � �5 { \� Z� � ��" P �7 B j5 � � � 0 6 B @ ��" � ` u�" ^� p [� p Y� � � � � ��" Ǭ" <� T� ( �� 0 ج" 8 � < �5 m� @ �" �5 m� ��"
�" b� `� a� �" � � � #�" Ǭ" <� T� ( �� 0 3�" 8 �! < c� @ @�" �� � K�" � S�" On B ��! � ! � 0 � B @ c�" X � f� }�! B ` p�" B � ��" B � ��! B � ��" B � ��! B ��! B ��! B @ ��! B ` �! B � %�! B � B�! B � O�! B � e�! B ��! B ��" B @ ��" B ` ĭ" B � ٭" B � �" d � f� }�! B ` p�" B � ��" B � ��! B � ��" B � ��! B ��! B ��! B @ ��! B ` �! B � %�! B � B�! B � O�! B � e�! B ��! B ��" B @ ��" B ` ĭ" B � ٭" B � �� B � �� B � �� B �" � � f� }�! B ` p�" B � ��" B � ��! B � ��" B � ��! B ��! B ��! B @ ��! B ` �! B � %�! B � B�! B � O�! B � e�! B ��! B ��" B @ ��" B ` ĭ" B � ٭" B � �� B � �� B � �� B �� B �� B @ �� B ` � B � 5� B � S� B � b� B � |� B ��" ' � � f� }�! B ` p�" B � ��" B � ��! B � ��" B � ��! B ��! B ��! B @ ��! B ` �! B � %�! B � B�! B � O�! B � e�! B ��! B ��" B @ ��" B ` ĭ" B � ٭" B � �� B � �� B � �� B �� B �� B @ �� B ` � B � 5� B � S� B � b� B � |� B �� B �� B @ �� B ` �� B � � B � 7� B � �� B � V� B �" P � f� }�! B ` ��! B � ��! B � ��! B � ��! B � ��! B ��! B ��! B @ ��! B ` �! B � %�! B � B�! B � O�! B � e�! B ��! B ��" B @ ĭ" B ` �" l � f� }�! B ` ��! B � ��! B � ��! B � ��! B � ��! B ��! B ��! B @ ��! B ` �! B � %�! B � B�! B � O�! B � e�! B ��! B ��" B @ ĭ" B ` &�" B � �� B � �� B � �� B � �� B � B �� B @ 8�" �7 B j5 B 8�" m� L�" � � ��" � L�" o� Y�" � � n� �! r� @ p� g�" On B ��! � ! � 0 ~! B @ x�" 0 � s� ��" B ` ��" B �
�! B � ��" B � � �� � ��" 0 � s� ��" B ` � �� � Ү" On B ��! � ! � 0 ~! B @ � �" B �" B ��" B
�" B � B �" b w� #�" B ,�" C�" B P�" x� � �� @ Z�" ` � v� h�" B ` y�" {� � � 5^ � y� ��" On B ��! � ! � 0 ~! B @ ��" �5 ޟ" @ ��" � � |� ��" B ` , B � y�" � � }� , # ů" P � � � ԯ" <� ( T� 0 �� 8 ج" @ �" ` M�
� �" h ��" ) � �" h �" ) K�" �" � � �� �
@ �� / �� �� �� 1�" � � �� �
@ �� / �� �� H�" � � g� ��! h� P�" i� U�" j� � k� �%" l� Z�" 0 � t� � u� d�" ` � z� m�" � � ~� V� �� |� �� �� �� ]� e� d� �� �� �� q� _� T� f� m� v� s� ��" ذ" �"
0� -� .� Q _ 2 �� �" �� ��
�� B B B W �� �$ i�"
w�" ��" ��" ڱ" �" +�" P�" w�" ��" β"
�" � � �" �" B -�" B @�" B @ J�" B ` ]�" B � o�" B � ��" ֙ �� ��" ܙ �� ��" p �s! B ��" B Գ" B @ ܳ" �� ` �" �� � ��" �� � � � � �� �� �� �" �" B $�" B 0�" >�" � H�" � R�" B _�" � @ u�" P �" X ��" B ` ��" ��" Ѵ" ��" "�" ���C�" [�" |�" ��" е" ��" �" O�" w�" ��" �����" Զ" �" �" �" ,�" E�" �� B i�" �� B ��" ��" ��" �� ��" �� � 5^ з" �" B ��" $�" �� � x ,�" $�" T�" p�" �� ��" �� ��" �� � 5^ y�" 0 �s! B + �� � �� @ ��" �� � ��" �� �� �� �" �" �" �" %�" 6�" G�" Y�" � � �� I L �� �� �� �� K� L� �� ��" @ � L lp B � t � z ��" @ ��" � ��" � ��" ��" ǹ" @
�� ��
�� �� �� " �" �" �" 0�" B�" � � �� �
@ �� / �� �� �$ $� �� ��" �V ��! ��" � �- D� I L @ ��" ��" �! L @ ��" ( I L � � � , ��" N� �� ˺" � q @ ��
ٺ" �# � Y @ �� �� ^� G� E� �� �� �� �� �" � W t @ @ 1 @ � � @ � �" X }` �� *�" k� @ �� w � :�" 8 @ J�" 8 H �
S� � # �� {� �� � �X �X � � �� 6& � 3 B �5 B d�" B y�" B �5 B �p �� ��" B ��" H ��" B ��" B ��" @ ��" H �� P � X �� ` �� � � �X � �N s� � �X � � � л" ֻ" �" � � 6& �" @ � @ л" � � � �" �" �t Գ" !�" � ; � � 6& � +�" :�" D�" Q�" b�" w�" �5
�� ��" rA ��" ��" Y �5 ) ��" � ��" ��" @ �Y � � � � � �" �t @ Գ" � !�" � ּ" � �X � Y � Y B Y @ �" �� � ��" �; � � � �% � �" � �5 �5 @ л" � � �5 �� "�" >�" B H�" B Gx B @ ?x B ` R�" B � Z�" B � b�" B � j�" B � r�" 0 �X � Y � �5 B �5 @ � � � ��" � �;
� �t � ��" ��" ӽ" �" �" �� �
� t�
)�" >�" X�" p�" ��" ��" Ⱦ" �"
�" +�" 0 � � ' @ F�"
� � L }` �� � ɀ 2 � W�" �
e�" / �
s�" / ��" � @ ��" � � ��" �
��" � � � ��" � �� @ ÿ" ' ӿ" ߿" 0 �
� �" @ ߃ � � ��" � 3 � }� @ � � � � � � � � � � � �" #�" 0�" =�"
�� )� ! V�" n�" ��" ��" ��" �" � (� J�" e�" y�" ��" ��" ��" �" �" �" #�" =�" W�" q�" ��" � ��" � �" � �" � ��" �� �" [ B -�" 8
,� ;�
.� ;�
0� ;�
2� ;�
4� �
6� �
8� �
:� -� L
<� r�" |�" ��" ��" ��" ��" � � �
?� � K
A� �
C� �
E� � o
G� ��" ��" �" 7�" f� q3 Z @ U ` H�" � Q�" �
J� Y�" f� B 2� B ݍ B @ [ B ` -�" 8 � ;�
M� ;�
O� L� K� L� v�" + ��" ��" ��" ��" ��" ��"
�" %�" ;�" S�" k�"
��" ��" ��"
��" ��" ��" �" %�" ;�" R�" l�" ��" ��" ��" ��" ��" ��" �" (�" C�" Y�" o�" ��" ��" ��" ��" ��" �" !�" 9�" Q�" i�" r�" |�" ��" ��" ��" ��" ��" ��" ��" ��" ��" ��"
��" �
�" % '�" =�" S�" i�" ��" ��" ��" ��" ��" �" -�"
I�" k�" � ��" � ��" � ��" � ��" � �" � 1�" � F�" � a�" � |�" � ��" � ��" � ��" � ��" � ��" � �" � :�" � X�" � v�" � ��" � ��" � ��" � ��" �
�" � .�" �� H�" Z U� Y�" d q3 Z�
X� W� a�" . ��" ��" ��" ��" ��" �" 7�" X�" y�" ��" ��"
��" �" � (�" � I�" m�"
��" ��" ��" ( ��" 2 !�" < E�" F i�" x ��" � ��" � ��" � ��" � �" � #�" � C�" � c�" � ��" � ��" � ��" � ��" � �" � <�" � a�" � ��" � ��" ��" � ��" � �" � H�" � o�" � ��" �� H�" Z Y�" � q3 _�
]� \� ! V�" n�" ��" ��" ��" Ϝ" �" � ��" � �" � ��" � ��" � ��" % �" �" :�" U�" v�" ��" ��" ��" ��" �" <�"
]�" ~�" ��"
��" � ��" � �" � -�" � X�" � ��" ��"
��" ��" �" x +�" � K�" � k�" � ��" � ��" � ��" � ��" � �" � +�" � H�" n�" � ��" � ��" �� ;�
b� :� :� :� ;�
g� L� Y�" � q3 l�
j� \� r�" |�" ��" ��" ��" ��" ��" ��" ��" ��" ��" ��"
��" ��" ��" � Y�" � q3 p�
n� \� �" !�" -� -� G �8! X D�" W�" x� f�" ` y�" x� � 9! $ ��" ��" ��" @ ��" ` ��" � ��" � ��" � ��" � �" *9! �
�" z� �" z� !�" {� )�" {� 3�" z� ;�" z� C�" z�
M�"
a�" � r�" � ��" � ��" � 0 ��" @ ��" H w� ��" ��" B ��" B y� y� ��" ��" ��" ��" ��" ��" �" �" �" %�" 1�" =�"
H�" S�" \�"
e�" n�" w�" ��" ��" ��" ��" ��" ��" ��" ��" ��" �" 4�" K�" f�" ��" ��" ��" ��" ��" ��" ��" ��" �" 4�" J�" `�" |�"
��" ��" ��"
��" ��" �" �" :� :� :� -� $�" 6�" K�" c�" y�" ��" ��" ��" ��"
��" ��" �" *�" @�" W�" m�" ��" ��" ��" ��" ��" ��" �" (�" I�" a�" � ny" ~y" p�" 1�! ( �~ � 0 {�" ��" ��" ��" ��" g o� B @ �~ B ` ��" q3 � \! � ��" � �~ � 0 �" �" �� *�" �� @ �� 9�" T�" �� b�" �� @ �� r�" �" �� *�" �� @ ��" T�" �� ��" �� @ �� ��" �" �� ] � @ ɠ � P ��" B ` ��" B � ��" B � *�" �� � �" T�" �� '�" �� @ �� 6�" �" �� *�" �� @ K�" T�" �� e�" �� @ �� t�" ��" ��" ��" ��" �" =�" e�" ��" ��" ��" � ��" � �" � <�" � \�" ��" � ��" � ��" �� ��" � � @ �= ` ��" \ �D B @ �" B ` �� �� �� �� ��
�� �� �� �� �� �� �� �� �� �� �� 3�" @�" U�" x�" ��"
��" ��" �" �" &�" I�" l�"
��" ��" �
�� �
�� M�" S�" \�" e�" n�" w�" ��" f� B 2� B ݍ B @ [ B ` Ң B � U�" B � q3 B �
�� ��" ( � f� B @ 2� B ` ݍ B � [ B � ��" B � ��" B � ��" B ��" B
�� ��
�� ��
�� �� �M
�� > ^ ` K�
�� �� �
�� ��
�� ��
�� � M�" ��" �" �" w�" &�" 3�" D�" R�" X �M
�� c�" S�" \�" n�" �� �
�� ��
�� ��
�� j �M
�� m�" ��" ��" ��" ��" ��"
�" "�" ;�" T�" n�" ��"
��" ��" ��"
��" ��" �" /�" I�" d�" '�
�� )�
�� ��" ��" B ��" B
�� ��
�� �M
�� ��" �� ��
8 �� I� ��"
�" �" $�" 0�" <�" H�" T�" `�" l�"
x�" ��"
��" ��" �
�� �� �� �� ��" ��" ��" ��" �" :�" _�" }�" ��" ��" � ��" � ��" � �" � 3�" � Y�" � }�" � ��" � ��" � ��"
� �" � %�" � G�"
� l�" � ��" � ��" � ��" � �" � )�" � G�" � k�" � ��" � ��" � ��" � �" � +�" � R�" *� � +� ��" !� d�" �s! B Գ" B y�" B @ � B ` ��" � � ��" �� � ��" ( � � xh" B ��" B �h" � @
��
�
� ��" ��" ��" �" �" ��"�"
��:�" J�" f�" ��" ��" ��" ��" �" -�" <�" T�" t�" ��" ��" ��" ��" �" 5�" S�" x�"
��" � �}! @ �}! H �}! %� ` ��" � �}! @ ��" � �}! @ � '� H ��" + B ��" � �" �! =�" �}! B 0� �� @ �� @ a�" �}! B 0� �� @ ��" �}! B 0� �� @ ��" �}! B 0� � @ �� @ ��" �}! B 0� � @ �� @ ��" �" �� �" �� %�" Q�
�� 8�" �� D�" �� �" �� P�" � ^�" � s�" �s! B Գ" B ��" �� @ ��" ` ��" h � W� p ��" � � ��" � � ��" ��" ��" �" +�" 4�" L�" h�" {�" ��" ��" �" �" �" �" -�" P�" q�" ��" ��" �" �� � j5 � ��" �
B � � � � 0 �" $�" � 0�" � � @ ;�" X�" n�" ��" ��" �" �" �" }! B � B �" r� � �� �� �� ,� � � �� � �� �� � � �" �" 2�" R�" p�" ��" ��" �" �" ��" �" :�" N�"
a�" u�" ��" ��" ��" �" �"
�" �" !�" 9�" R�" m�" J� ��" �x �� � ��" ��" ��" ��" ��" �" �" �" ��" �" !�" 6�" K�" a�" z�" ��" ��" ��"
�" �" �"
�" -�" F�" Y�" x�" �
&� �M
(� U B ق B ��" B @ LI! B `
*� +�
,� ��"
4 ��" ��" (! @ �" ` �" � к � �" � �" 8 � �P! u� �" ��" @ �" ` �" � 0� "� �
1� .� �M
4� �
6�
��
8�
� �
;� 2^ ��
>� 9� 8� :� Q�" `�" z�" �� #
�� W F� ��" @J B f B hb" B @ I B `
H� �" �" ��" �" D�" i�" ��" ��" �" ��" " # G #
Z # � B a # B | # B @ � # B ` � # B � � # B � � # B � � # B � � # B � # B # B @ # B ` 1# B � J# B � Y# B � h# B � w# B �# B �# B @ �# B ` �# B � �# B � �# B � �# B � # B +# B @# B @ _# B ` ~# B � �# B � �# B � �# B � �# B �# B �# B @ # B ` "# B � ?# B � \# B � y# B � �# B �# B �# B @ �# B ` �# B � �# B � �# B � �# B � �# B �# B �# B @ �# B ` # B � # B � # B � (# B � 3# B ># B I# B @ T# B ` _# B � j# B � �" B � u# B � �# B �# B �# B @ �# B ` �# B � �# B � �# B � # B � # B +# B ?# B @ S# B ` h# B � }# B � �# B � �# B � �# B
�# B
�# B @
# B `
# B �
# B �
*# B �
?# B �
T# B q# B �# B @ �# B ` �# B � �# B � �# B � !# B � <# B G# B R# B @ l# B ` �# B � �# B � �# B � �# B � �# B
# B
&# B @
4# B `
?# B �
Q# B �
c# B �
u# B �
�# B �# B �# B @ �# B ` �# B � �# B � �# B � �# B � # B + # B A # B @ R # B ` c # B � y # B � � # B � � # B � � # B � # B � # B @ � # B `
# B �
# B � .
# B � D
# B � S
# B e
# B w
# B @ �
# B ` �
# B � �
# B � �
# B � �
# B � # B $ # B 6 # B @ M # B ` d # B � s # B � � # B � � # B � � # B � # B � # B @ � # B ` � # B � # B � # B � 6 # B � N # B ` # B s # B @ � # B ` � # B � � # B � � # B � � # B � � # B � # B
# B @ !
# B ` >
# B � [
# B � s
# B � �
# B � �
# B �
# B �
# B @ �
# B ` �
# B �
# B � # B � &# B � 1# B <# B G# B @ R# B ` ]# B � h# B � s# B � ~# B � �# B �# B �# B @ �# B ` �# B � �# B � �# B � �# B � # B # B ,# B @ <# B ` M# B � ^# B � o# B � �# B � �# B �# B �# B @ �# B ` �# B � �# B � �# B � # B � # B *# B ;# B @ L# B ` ]# B � n# B � # B � �# B � �# B �# B �# B @ �# B ` �# B � �# B � �# B � # B � # B 0# B B# B @ T# B ` f# B � q# B � 9� B � �� B � |# B �# B �# B @ �# B ` �# B � �# B � �# B � # B � # B '# B :# B @ N# B ` b# B � v# B � �# B � �# B � �# !� �# �# K� �# B @ �# B @ �# B @@ # B `@ # # B 8# B M# B @ ]# B ` m# D |# B �# B �# B @ �# B ` �# B � �# B � �# B � �# B �
# B # B 4# B @ I# B ` ^# B � p# B � �# B � �# B � �# B �#
( # B 8# B M# B @ ]# B ` �# B � �# B � �# B � # B � $# B 8# B L# l |# B �# B �# B @ �# B ` f# B � z# B � �# B � �# B � �# B �# B �# B @ �# B ` �# B � �# B � �# B � �# B � # B (# B
# B @ # B ` 4# B � I# B � ^# B � p# B � �# B �# B �# B @ �
Q�
S� �
U� �
W� ��
Y� ��
[� B# L# h# �# �# �# �# �# �# # # %# =# U# m# �# �# �# �# �# �# �# # 3# M# g# }# �# �# �# �# = # # -# D# [# j# w# �# �# �# �#
�# �# �#
�#
# # ,# <# L# Z# w# �# �# �# �# �# �# �# # # +# A# W# ! e# " x# # �# $ �# % �# & �# ' �# ( �# ) �# * �# +
# , # - 9 # . O # / W # 0 _ # 1 { # 2 � # 3 � # 4 � # 5 � # 6 � # 7 � # 8 # 9 # : 4 # ; D # < W # e # � # � # � # � # � # # # 6 # P # j # � # � # � # � # � # � # # % # 0 # = # T # k # � # � # � # � # � # � # � #
# . # G #
` # y # � # � # � # � # � # � # � # !# !# 2!# I!# `!# w!# �!# �!# �!# �!# �!# �!# "# $"# ="# M�" V"# S�" n�" w�" b"# w"# �"# �"# �"# �"# �"# �"# I�
o� � 0
q� � �
s� � 3
u� �
w� � !
y� � i
{� � �
}� � $
� � B
�� � *
�� � "
�� �
�� l iN N� �! P� ( iN M� �! O� �� �� K� ## f� q3 Z @ U `
�� *## � B## h## �## �## �## �## $# :$# _$# �$# �$# �$# �$# %#
0%#
T%# z%# �%# �%#
�%#
&# &&# D&# j&# �&# �&# �&# '# 0'# U'# s'# �'# �'# �'# �'# (# ?(# j(# �(# �(# �(# ,)# ^)# �)# �)# �)# *# ;*# ! j*# " �*# # �*# $ �*# % "+# & U+# ' �+# ' �+# ( �+# ( �+# ) 1,# * `,# + �,# , �,# - �,# . -# / K-# 0 y-# 0 �-# 0 �-# 1 �-# 1 .# 2 +.# 3 M.# 4 o.# 5 �.# 5 �.# 6 �.# 6 �.# 7 !/# 7 E/# 8 k/# 8 �/# 8 �/# 9 �/# : 0# ; A0# < n0# = �0# > �0# ? �0# ? 1# @ 61# @ [1# A �1# A �1# B �1# B �1# C 2# D I2# E p2# F �2# G �2# H �2# I 3# I >3# J e3# J �3# K �3# K �3# L 4# L 94# M h4# M �4# M �4# N �4# O �4# O 5# P C5# Q f5# R �5# S �5# T �5# U �5# U 6# V @6# V d6# W �6# X �6# X �6# Y �6# Y 7# Y >7# Z e7# [ �7# \ �7# ] �7# ^ �7# _ #8# ` J8# ` n8# a �8# a �8# b �8# c 9# d .9# e T9# f {9# g �9# g �9# h �9# h :# i 2:# j U:# k x:# k �:# k �:# l �:# m ;# n 1;# o [;# p u;# �;# �;# �;# �# �;# �;# �# @ # # -# D# [# j# w# �# �# �# �#
�# �# �#
<#
# # ,# <# (<# Z# w# �# �# �# �# �# �# <<# K<# # +# A# W# ! e# " x# # �# $ �# % �# & �# ' �# ( �# ) �# * �# +
# , # - 9 # . O # / W # 0 _ # 1 { # 2 � # 3 � # 4 � # 5 � # 6 � # 7 � # 8 # 9 # : 4 # ; D # < Z<# = n<# > �<# ?
�� �
�� ��
�� �<# B �<# B �<# B @ �<# B ` =# B ,=# B E=# B @ [=# B ` �� �� y=# B �=# B �=# B �=# B �� �� �=# � � B a # B | # B @ � # B ` � # B � � # B � � # B � � # B � � # B � # B # B @ # B ` 1# B � J# B � Y# B � h# B � w# B �# B �# B @ �# B ` �# B � �# B � �# B � �# B � # B +# B @# B @ _# B ` ~# B � �# B � �# B � �# B � �# B �# B �# B @ # B ` "# B � ?# B � \# B � �� � �=# B ` �=# B � �=# B � �=# B � �=# B � �=# B ># B ># B @ #># B ` /># B � ;># B � G># B � S># B � _># B k># B w># B @ �># B ` �># B � �># B � �># B � �># B � �># B �# B �# B @ �# B ` �# B � �# B � �# B � # B � # B +# B ?# B @ S# B ` h# B � }# B � �# B � �# B � �# B
�# B
�# B @
�># B `
�># B �
�># B �
*# B �
?# B �
T# B q# B �# B @ �# B ` �# B � �# B � �># B � !# B �
?# B ?# B R# B @ l# B ` �# B � �# B � �# B � �# B � �# B
# B
&# B @
2?# B `
?# B �
Q# B �
c# B �
u# B �
??# B L?# B �# B @ �# B ` �# B � �# B � �# B � �# B � # B + # B A # B @ R # B ` c # B � y # B � � # B � � # B � � # B � # B � # B @ � # B `
# B �
# B � .
# B � D
# B � S
# B e
# B w
# B @ �
# B ` �
# B � �
# B � �
# B � �
# B � Y?# B $ # B 6 # B @ M # B ` d # B � s # B � � # B � � # B � � # B � # B � # B @ � # B ` � # B � # B � # B � 6 # B � N # B ` # B s # B @ � # B ` � # B � � # B � � # B � � # B � � # B � # B
# B @ !
# B ` >
# B � [
# B � s
# B � �
# B � �
# B �
# B �
# B @ �
# B ` �
# B � f?# B � y?# B � �?# B � �?# B �?# B �?# B @ �?# B ` �?# B � �?# B � �?# B � �?# B � �# B �# B �# B @ �# B ` �# B � �# B � �# B � �# B � # B # B ,# B @ <# B ` M# B � ^# B � o# B � �# B � �# B �# B �# B @ �# B ` �# B � �# B � �# B � # B � # B *# B ;# B @ L# B ` ]# B � n# B � # B � �# B � �# B �� @# B ` �# B � �# B � �# B � # B � # B 0# B B# B @ T# B ` @# B � @# B � ,@# B � 9@# B � |# B �# B �# B @ �# B ` �# B � �# B � �# B � # B � # B '# B :# B @ N# B ` b# B � v# B � �# B � �# B � F@# B S@# B `@# B @ m@# B ` z@# B � �@# B � �@# B � �@# B � �@# B ! �@# B ! �@# B @! �@# B `! �@# B �! �@# B �! �@# B �! A# B �! A# B " #A# B " 0A# B @" =A# B `" JA# B �" WA# B �" dA# B �" qA# B �" ~A# B # �A# B # �A# B @# �A# B `# �A# B �# �A# B �# �A# B �# �A# B �# �A# B $ �A# B $ B# B @$
B# B `$ B# B �$ 'B# B �$ 4B# B �$ AB# B �$ NB# B % [B# B % hB# B @% uB# B `% �B# B �% �B# B �% �B# B �% �B# B �% �B# B & �B# B & �B# B @& �B# B `& �B# B �& �B# B �& C# B �& C# B �& C# B ' +C# B ' 8C# B @' EC# B `' RC# B �' _C# B �' lC# B �' yC# B �' �C# B ( �C# B ( �C# B @( �C# B `( �C# B �( �C# B �( �C# B �( �C# B �( �C# B ) �C# B ) D# B @) D# B `) "D# B �) /D# B �) <D# B �) ID# B �) VD# B * cD# B * pD# B @* }D# B `* �D# B �* �D# B �* �D# B �* �D# B �* �D# B + �D# B + �D# B @+ �D# B `+ �D# B �+ �D# B �+ E# B �+ E# B �+ &E# B , 3E# B , @E# B @, ME# B `, ZE# B �, gE# B �, tE# B �, �E# B �, �E# B - �E# B - �E# B @- �E# B `- �E# B �- �E# B �- �E# B �- �E# B �- �E# B . F# B . F# B @. F# B `. *F# B �. 7F# B �. DF# B �. QF# B �. ^F# B / kF# B / xF# B @/ �F# B `/ �F# B �/ �F# B �/ �F# B �/ �F# B �/ �F# B 0 �F# B 0 �F# B @0 �F# B `0 �F# B �0 G# B �0 G# B �0 !G# B �0 .G# B 1 ;G# B 1 HG# B @1 UG# B `1 bG# B �1 oG# B �1 |G# B �1 �G# B �1 �G# B 2 �G# B 2 �G# B @2 �G# B `2 �G# B �2 �G# B �2 �G# B �2 �G# B �2 �G# B 3 H# B 3 H# B @3 %H# B `3 2H# B �3 ?H# B �3 LH# B �3 YH# B �3 fH# B 4 sH# B 4 �H# B @4 �H# B `4 �H# B �4 �H# B �4 �H# B �4 �H# B �4 �H# B 5 �H# B 5 �H# B @5 �H# B `5 I# B �5 I# B �5 I# B �5 )I# B �5 6I# B 6 CI# B 6 PI# B @6 ]I# B `6 jI# B �6 wI# B �6 �I# B �6 �I# B �6 �I# B 7 �I# B 7 �I# B @7 �I# B `7 �I# B �7 �I# B �7 �I# B �7 �I# B �7 J# B 8 J# B 8 J# B @8 -J# B `8 :J# B �8 GJ# B �8 TJ# B �8 aJ# B �8 nJ# B 9 {J# B 9 �J# B @9 �J# B `9 �J# B �9 �J# B �9 �J# B �9 �J# B �9 �J# B : �J# B : �J# B @: �J# B `:
K# B �: K# B �: $K# B �: 1K# B �: >K# B ; KK# B ; XK# B @; eK# B `; rK# B �; K# B �; �K# B �; �K# B �; �K# B < �K# B < �K# B @< �K# B `< �K# B �< �K# B �< �K# B �< L# B �< L# B = L# B = (L# B @= 5L# B `= BL# B �= OL# B �= \L# B �= iL# B �= vL# B > �L# B > �L# B @> �L# B `> �L# B �> �L# B �> �L# B �> �L# B �> �L# B ? �L# B ? �L# B @? M# B `? M# B �? M# B �? ,M# B �? 9M# B �? FM# �# �� �# B @ �# B @ �# B @@ # B `@ XM#
( # B 8# B M# B @ ]# B ` �# B � �# B � �# B � # B � $# B 8# B gM# l |# B �# B �# B @ �# B ` f# B � z# B � �# B � �# B � �# B �# B �# B @ �# B ` �# B � �# B � �# B � �# B � # B (# B
# B @ # B ` 4# B � I# B � ^# B � p# B � �# B �# B �# B @ �
�� � L
�� �� S
�� �� %
�� vM# � �M# �M# �M# �M# N# &N# GN# fN# �N# �N# �N# �N# O# &O#
@O#
`O# �O# �O# �O#
�O#
�O# P# 4P# VP# P# �P# �P# �P# Q# )Q# CQ# ^Q# yQ# �Q# �Q# �Q# �Q# R# LR# wR# �R# �R# �R# )S# JS# mS# �S# �S# ! �S# " T# # ET# $ oT# % �T# & �T# ' �T# ' U# ( 7U# ( `U# ) �U# * �U# + �U# , V# - 9V# . dV# / �V# 0 �V# 0 �V# 0 �V# 1 W# 1 =W# 2 [W# 3 yW# 4 �W# 5 �W# 5 �W# 6 �W# 6 X# 7 5X# 7 UX# 8 wX# 8 �X# 8 �X# 9 �X# : Y# ; 9Y# < bY# = �Y# > �Y# ? �Y# ? �Y# @ Z# @ 7Z# A ]Z# A ~Z# B �Z# B �Z# C �Z# D
[# E 0[# F W[# G v[# H �[# I �[# I �[# J
\# J 0\# K \\# K }\# L �\# L �\# M �\# M ]# M 9]# N Y]# O {]# O �]# P �]# Q �]# R �]# S ^# T 8^# U [^# U {^# V �^# V �^# W �^# X �^# X _# Y 9_# Y [_# Y ~_# Z �_# [ �_# \ �_# ] `# ^ )`# _ K`# ` n`# ` �`# a �`# a �`# b �`# c a# d :a# e \a# f a# g �a# g �a# h �a# h b# i "b# j Ab# k `b# k �b# k �b# l �b# m �b# n c# o +c# p Ac# � � Rc# @ ^c# ` vc# �
�� �� p
�� K�
�� K�
�� K�
�� K�
�� K�
�� K�
�� K�
�� K�
�� K�
�� K�
�� ��
�� �c#
�c# �c# �c# �c# 0 �� @
�� ��
�� � &
�� �
�� � $
�� ��
�� �� !
�� �� l
�� �� �� �� �� �� #
�� �� �
�� � )
�� �
�� �c# f� B 2� B ݍ B @ [ B ` �c# d# d# %d# /d# ?d# Pd# `d# D ' �� �� B ud# B @ ~d# B ` �d# �� � �d# �� ��" B � ��" B � ��" B � ��" B � 5 B K�
�� K�
�� � 5
�� ��
�� � �
�� � y
�� � Y
�� ��
�� �� �
�� �� �� I� 9x e# 3e# Ee# Ye# pe# �e# �e# �e# �e# �e# �e# �e#
f# f# /f#
Bf# Uf# hf# zf# �f# �f# �f# �f# �f# �f# 0 !�" &� g# �� @ U�" B `
�� $g# @g# 7� � B @
�� �� .
� Kg# dg# wg# �g# �g# �g# �g# �g# �g# h# 3h# Ph# nh# �h#
�h# �h# �h#
�h# i# (i# Bi# \i# ~i# �i# �i# �i# �i# j# ,j# Dj# bj# � �j# �j# �j# " �j# �j# �j# k# k# 2k# Gk# \k# qk# �k# �k#
�k# �k# �k#
�k# l# l# 5l# Kl# al# wl# �l# �l# �l# �l# �l# �l# m# 'm# =m# Sm# im# m# �m# ! �m# �m# �m# �m# n# +n# Cn# Xn# nn# �n# �n# �n# �n# �n# �n# o# o# :o# d Vo# e ro# f �o# g �o# h �o# i �o# j +p# k Xp# � tp# � �p# � �p# � �p# � �p# � q# � Aq# � fq# � �q# � �q# � �q# � �q# � r# � @r# l kr# �r# �r# �r# �r# �r# �r# s# 9s# Ts# ls# �s# �s# �s# �s# �s# �s# t# +t# At# ^t# {t# �t# �t# �t# �t# u# )u#
Fu# cu# �u#
�u# �u# �u# �u# v# (v# Bv# \v# vv# �v# �v# �v# �v# w# #w# Dw# ew# X w# �w# �w# �w# �w# �w# x# x# /x# Ex# [x#
qx# �x# �x#
�x# �x# �x# �x# y# !y# 7y# My# cy# yy# �y# �y# �y# �y# �y# �y# z# )z# ?z# Yz# ! sz# " �z# # �z# $ �z# % �z# & �z# ' {# ( ){# ) C{# * ]{# + w{# , �{# - �{# . �{# / �{# 0 �{# 1 |# 2 -|# 3 G|# 4 a|# 5 {|# 6 �|# 7 �|# 8 �|# 9 �|# : �|# ; }# < 1}# = K}# > e}# ? }# @ �}# A �}# B �}# C �}# D ~# E ~# F 5~# G O~# H m~# I �~# J �~# K �~# L �~# M # N !# O ?# P ]# Q {# R �# S �# T �# U �# V �# W )�
� )�
� )�
� )� "
� )�
� )�
� )�
!� )�
#� )�
%� )� X
'� �
)� ��
+� ��
-� Z�# ' h�# |�# ��# ��# ��# ڀ# ��# �# 0�# H�# _�#
z�# ��# ��#
# ��#
�# "�# :�# O�# a�# t�# ��# ��# ��# # ނ# ��# �# 2�# K�# h�# ��# ��# ! ƃ# " �# # �# $ �# % 1�# & A�# /� � � 6 M�# 1� � Q�# ^�# m�# {�# ��# ��# ��#
��# � τ#
� ݄# 3� � �# �" �# 5� � ��# �# �# 7� #�# 2� 4� 6� @ 8� ` 9�# 9� N�# zN B �N B f�
B @ Z�# B ` e�# B � p�# B � {�# B � ��# B � ��# B ��# B ��# B @ ��# B ` ��# B � ˅# B � ׅ# B � �# B � �# B ��# B �# B @ �# B ` �# B � +�# B � 7�# B � C�# B � O�# B [�# B g�# B @ s�# B ` �# B � ��# B � ��# B � ��# B � ��# B ��# B dž# B @ ӆ# B ` ߆# B � �# B � ��# B � �# B � �# B �# B '�# B @ �=# B ` �=# B � �=# B � �=# B � �=# B � �=# B ># B ># B @ #># B ` /># B � ;># B � G># B � S># B � _># B k># B w># B @ �># B ` �># B � �># B � �># B � �># B � �># B 3�# B ?�# B @ K�# B ` W�# B � c�# B � o�# B � {�# B � ��# B ��# B ��# B @ ��# B ` ��# B � Ç# B � χ# B � ۇ# B � �# B
�# B
��# B @
�># B `
�># B �
�># B �
�# B �
�# B �
#�# B /�# B ;�# B @ G�# B ` S�# B � _�# B � k�# B � w�# B � ��# B ��# B ��# B @ ��# B ` ��# B � ��# B � ͈# B � ڈ# B � �# B
�# B
&# B @
2?# B `
�# B �
�# B �
�# B �
(�# B �
??# B L?# B 5�# B @ B�# B ` O�# B � \�# B � i�# B � v�# B � ��# B ��# B ��# B @ ��# B ` ��# B � ĉ# B � щ# B � މ# B � �# B � # B ��# B @ �# B ` �# B � +�# B � 8�# B � R�# B � e�# B u�# B ��# B @ ��# B ` ��# B � Ŋ# B � ݊# B � ��# B � �# B �# B .�# B @ ;�# B ` H�# B � ]�# B � m�# B � ��# B � ��# B ��# B ��# B @ ��# B ` ��# B � Ӌ# B � �# B � ��# B � �# B �# B 5�# B @ H�# B ` U�# B � b�# B � o�# B � |�# B � ��# B ��# B ��# B @ ��# B ` # B � ��# B � �# B � 4�# B � Q�# B n�# B ��# B @ ��# B ` Ǎ# B � �# B � �# B � !�# B � ?�# B ]�# B �?# B @ �?# B ` �?# B � �?# B � {�# B � ��# B � ��# B ��# B َ# B @ �# B ` �# B � �# B � 8�# B � M�# B � d�# B ��# B ��# B @ ��# B ` �# B � �# B � !�# B � .�# B � ;�# B S�# B k�# B @ ��# B ` ��# B � ��# B � ��# B � ِ# B � �# B �# B !�# B @ 8�# B ` O�# B � f�# B � }�# B � ��# B � ��# B Ñ# B ۑ# B @ �# B ` �# B � #�# B � ;�# B � H�# B � U�# B b�# B o�# B @ |�# B ` @# B � @# B � ,@# B � 9@# B � ��# B ��# B ��# B @ ��# B ` ��# B � ʒ# B � ג# B � �# B � �# B ��# B �# B @ �# B ` %�# B � 2�# B � ?�# B � L�# B � F@# B S@# B `@# B @ m@# B ` z@# B � �@# B � �@# B � �@# B � �@# B ! �@# B ! �@# B @! �@# B `! Y�# B �! z�# B �! ��# B �! ��# B �! A# B " #A# B " 0A# B @" =A# B `" ݓ# B �" �# B �" dA# B �" qA# B �" ~A# B # �A# B # �A# B @# �A# B `# �A# B �# �A# B �# �A# B �# �A# B �# �# B $ �# B $ B# B @$
B# B `$ B# B �$ 'B# B �$ 4B# B �$ AB# B �$ NB# B % [B# B % hB# B @% uB# B `% �B# B �% �B# B �% �B# B �% �B# B �% �B# B & �B# B & �B# B @& �B# B `& �B# B �& �B# B �& C# B �& C# B �& C# B ' +C# B ' 8C# B @' EC# B `' RC# B �' _C# B �' lC# B �' yC# B �' �C# B ( �C# B ( �C# B @( �C# B `( �C# B �( �C# B �( �C# B �( �C# B �( �C# B ) �C# B ) D# B @) D# B `) "D# B �) /D# B �) <D# B �) ID# B �) VD# B * cD# B * pD# B @* }D# B `* �D# B �* �D# B �* �D# B �* �D# B �* �D# B + �D# B + �D# B @+ �D# B `+ �D# B �+ �D# B �+ E# B �+ E# B �+ &E# B , 3E# B , @E# B @, ME# B `, 2�# B �, J�# B �, b�# B �, z�# B �, ��# B - ��# B - # B @- ڔ# B `- �# B �-
�# B �- '�# B �- B�# B �- \�# B . w�# B . ��# B @. ��# B `. ƕ# B �. �# B �. ��# B �. �# B �. 0�# B / K�# B / e�# B @/ ��# B `/ ��# B �/ ��# B �/ ϖ# B �/ �# B �/ �# B 0 �# B 0 9�# B @0 T�# B `0 n�# B �0 ��# B �0 ��# B �0 ��# B �0 ؗ# B 1 �# B 1
�# B @1 (�# B `1 B�# B �1 ]�# B �1 w�# B �1 ��# B �1 ��# B 2 ǘ# B 2 �# B @2 ��# B `2 �# B �2 1�# B �2 K�# B �2 f�# B �2 ��# B 3 ��# B 3 ��# B @3 Й# B `3 �# B �3 �# B �3 �# B �3 :�# B �3 T�# B 4 o�# B 4 ��# B @4 ��# B `4 ��# B �4 ٚ# B �4 �# B �4 �# B �4 (�# B 5 C�# B 5 ]�# B @5 x�# B `5 ��# B �5 ��# B �5 Ǜ# B �5 �# B �5 ��# B 6 �# B 6 1�# B @6 L�# B `6 f�# B �6 ��# B �6 ��# B �6 ��# B �6 М# B 7 �# B 7 �# B @7 �# B `7 :�# B �7 U�# B �7 o�# B �7 ��# B �7 ��# B 8 ��# B 8 ٝ# B @8 �# B `8 �# B �8 )�# B �8 C�# B �8 ^�# B �8 x�# B 9 ��# B 9 ��# B @9 Ȟ# B `9 �# B �9 ��# B �9 �# B �9 2�# B �9 L�# B : g�# B : ��# B @: ��# B `: ��# B �: џ# B �: �# B �: �# B �: �# B ; ;�# B ; U�# B @; p�# B `; ��# B �; ��# B �; ��# B �; ڠ# B �; �# B < �# B < )�# B @< D�# B `< ^�# B �< y�# B �< ��# B �< ��# B �< ȡ# B = �# B = ��# B @= �# B `= BL# B �= OL# B �= \L# B �= iL# B �= vL# B > �L# B > �L# B @> �L# B `> �L# B �> �L# B �> �L# B �> �L# B �> �L# B ? �L# B ? �L# B @? M# B `? M# B �? M# B �? ,M# B �? 9M# B �? 2�# � B a # B | # B @ � # B ` � # B � � # B � � # B � � # B � � # B � # B # B @ # B ` 1# B � J# B � Y# B � h# B � w# B �# B �# B @ �# B ` �# B � �# B � �# B � �# B � # B +# B @# B @ _# B ` ~# B � �# B � �# B � �# B � �# B �# B �# B @ # B ` "# B � ?# B � \# B � �# B � �# B �# B '�# B @ �=# B ` �=# B � �=# B � �=# B � �=# B � �=# B ># B ># B @ #># B ` /># B � ;># B � G># B � S># B � _># B k># B w># B @ �># B ` �># B � �># B � �># B � �># B � �># B �# B �# B @ �# B ` �# B � �# B � �# B � # B � # B +# B ?# B @ S# B ` h# B � }# B � �# B � �# B � �# B
�# B
�# B @
�># B `
�># B �
�># B �
*# B �
?# B �
T# B q# B �# B @ �# B ` �# B � �# B � �># B � !# B �
?# B ?# B R# B @ l# B ` �# B � �# B � �# B � �# B � �# B
# B
&# B @
2?# B `
?# B �
Q# B �
c# B �
u# B �
??# B L?# B �# B @ �# B ` �# B � �# B � �# B � �# B � # B + # B A # B @ R # B ` c # B � y # B � щ# B � މ# B � � # B � # B � # B @ � # B `
# B �
# B � .
# B � D
# B � S
# B e
# B w
# B @ �
# B ` �
# B � �
# B � �
# B � �
# B � Y?# B $ # B 6 # B @ M # B ` d # B � s # B � � # B � � # B � � # B � # B � # B @ � # B ` � # B � # B � # B � 6 # B � B�# B W�# B s # B @ � # B ` � # B � � # B � � # B � � # B � � # B � # B
# B @ !
# B ` >
# B � [
# B � s
# B � �
# B � �
# B �
# B �
# B @ �
# B ` �
# B � f?# B � y?# B � �?# B � l�# B ��# B ��# B @ �?# B ` �?# B � �?# B � �?# B � �?# B � �# B �# B �# B @ �# B ` �# B � �# B � �# B � �# B � # B # B ,# B @ <# B ` M# B � ^# B � o# B � �# B � �# B �# B �# B @ �# B ` �# B � �# B � �# B � # B � # B *# B ;# B @ L# B ` ]# B � n# B � # B � �# B � �# B y=# B �=# B @ @# B ` �# B � �# B � �# B � # B � # B 0# B B# B @ T# B ` @# B � @# B � ,@# B � 9@# B � |# B �# B �# B @ �# B ` �# B � �# B � �# B � # B � # B '# B :# B @ N# B ` b# B � v# B � �# B � �# B � F@# B S@# B `@# B @ m@# B ` z@# B � �@# B � �@# B � �@# B � �@# B ! �@# B ! �@# B @! �@# B `! �@# B �! �@# B �! �@# B �! A# B �! A# B " #A# B " 0A# B @" =A# B `" JA# B �" WA# B �" dA# B �" qA# B �" ~A# B # �A# B # �A# B @# �A# B `# �A# B �# �A# B �# �A# B �# �A# B �# �A# B $ �A# B $ B# B @$
B# B `$ B# B �$ 'B# B �$ 4B# B �$ AB# B �$ NB# B % [B# B % hB# B @% uB# B `% �B# B �% �B# B �% �B# B �% �B# B �% �B# B & �B# B & �B# B @& �B# B `& �B# B �& �B# B �& C# B �& C# B �& C# B ' +C# B ' 8C# B @' EC# B `' RC# B �' _C# B �' lC# B �' yC# B �' �C# B ( �C# B ( �C# B @( �C# B `( �C# B �( �C# B �( �C# B �( �C# B �( �C# B ) �C# B ) D# B @) D# B `) "D# B �) /D# B �) <D# B �) ID# B �) VD# B * cD# B * pD# B @* }D# B `* �D# B �* �D# B �* �D# B �* �D# B �* �D# B + �D# B + �D# B @+ �D# B `+ �D# B �+ �D# B �+ E# B �+ E# B �+ &E# B , 3E# B , @E# B @, ME# B `, ZE# B �, gE# B �, tE# B �, �E# B �, �E# B - �E# B - �E# B @- �E# B `- �E# B �- �E# B �- �E# B �- �E# B �- �E# B . F# B . F# B @. F# B `. *F# B �. 7F# B �. DF# B �. QF# B �. ^F# B / kF# B / xF# B @/ �F# B `/ �F# B �/ �F# B �/ �F# B �/ �F# B �/ �F# B 0 �F# B 0 �F# B @0 �F# B `0 �F# B �0 G# B �0 G# B �0 !G# B �0 .G# B 1 ;G# B 1 HG# B @1 UG# B `1 bG# B �1 oG# B �1 |G# B �1 �G# B �1 �G# B 2 �G# B 2 �G# B @2 �G# B `2 �G# B �2 �G# B �2 �G# B �2 �G# B �2 �G# B 3 H# B 3 H# B @3 %H# B `3 2H# B �3 ?H# B �3 LH# B �3 YH# B �3 fH# B 4 sH# B 4 �H# B @4 �H# B `4 �H# B �4 �H# B �4 �H# B �4 �H# B �4 �H# B 5 �H# B 5 �H# B @5 �H# B `5 I# B �5 I# B �5 I# B �5 )I# B �5 6I# B 6 CI# B 6 PI# B @6 ]I# B `6 jI# B �6 wI# B �6 �I# B �6 �I# B �6 �I# B 7 �I# B 7 �I# B @7 �I# B `7 �I# B �7 �I# B �7 �I# B �7 �I# B �7 J# B 8 J# B 8 J# B @8 -J# B `8 :J# B �8 GJ# B �8 TJ# B �8 aJ# B �8 nJ# B 9 {J# B 9 �J# B @9 �J# B `9 �J# B �9 �J# B �9 �J# B �9 �J# B �9 �J# B : �J# B : �J# B @: �J# B `:
K# B �: K# B �: $K# B �: 1K# B �: >K# B ; KK# B ; XK# B @; eK# B `; rK# B �; K# B �; �K# B �; �K# B �; �K# B < �K# B < �K# B @< �K# B `< �K# B �< �K# B �< �K# B �< L# B �< L# B = L# B = (L# B @= 5L# B `= BL# B �= OL# B �= \L# B �= iL# B �= vL# B > �L# B > �L# B @> �L# B `> �L# B �> �L# B �> �L# B �> �L# B �> �L# B ? �L# B ? �L# B @? M# B `? M# B �? M# B �? ,M# B �? 9M# B �? ͢#
( # B 8# B M# B @ ]# B ` �# B � �# B � �# B � # B � $# B 8# B ݢ# l |# B �# B �# B @ �# B ` f# B � z# B � �# B � �# B � �# B �# B �# B @ �# B ` �# B � �# B � �# B � �# B � # B (# B
# B @ # B ` 4# B � I# B � ^# B � p# B � �# B �# B �# B @ b"# w"# �# ��# �# 3�# �# @ # # -# D# [# j# w# �# �# J�# �#
�# �# �#
<#
# # ,# <# (<# Z# w# �# �# �# �# �# �# �# T�# # +# A# W# ! e# " x# # �# $ �# % �# & �# ' �# ( �# ) �# * �# +
# , # - 9 # . O # / W # 0 _ # 1 { # 2 � # 3 � # 4 � # 5 l�# 6 � # 7 � # 8 # 9 # : 4 # ; D # < Z<# = n<# > ~�# ? ��# ��# ��# ��# ��# ��# B� �
D�
F� �
H� �
J� � >
L� � <
N� �� d
P� �� '
R� ��
T� K� (
V� K�
X� K�
Z� K� &
\� K� *
^� K� l
`� K� +
b� K�
d� K� $
f� K�
h� K� "
j� K�
l� 6 0� � � @ n� & �M
p� �M
r� <� ;� :� ��# f� q3 Z @ U ` � � �� �
w� x� C
y� x� A
{� x� ң# & �# �# �# 8�# W�# v�# ��# ��# Ϥ# �# �#
:�# [�# |�#
��# ��# ƥ# �# �# �# 7�# R�# v�# ��# ��# �# �# (�# L�# p�# ��# ��# ڧ# ��# ! �# " @�# # _�# $ ��# % ��# ~� ��#
p �� 5� a� @ S�! � ��# �� � ˨# ݨ# W @ �! � �# L � h� B @ ��# � � �# X �# V� ��! @ �# ` �! L � h �� 4�# �� @ @�# � R�# W � ��! q� L @ �� c�# X �! L ��! �� � յ � N]" 5� �� @ t�# W � =� � �� ?�! @ �� ` �
S� � �� ��# ��# B ��# B ��# B @ ��# B ` ̩# B � �# B � ��# B � 7�! B � ��# B ��# B ��# B @ ��# B ` ��# B � ˅# B � ׅ# B � �# B � �# B ��# B �# B @ �# B ` �# B � +�# B � 7�# B � C�# B � O�# B [�# B g�# B @ s�# B ` �# B � ��# B � ��# B � ��# B � ��# B ��# B dž# B @ ӆ# B ` ߆# B � �# B � ��# B � �# B � �# B �# B '�# B @ �=# B ` �=# B � �=# B � �=# B � �=# B � �=# B ># B ># B @ #># B ` /># B � ;># B � G># B � S># B � _># B k># B w># B @ �># B ` �># B � �># B � �># B � �># B � �># B 3�# B ?�# B @ K�# B ` W�# B � c�# B � o�# B � {�# B � ��# B ��# B ��# B @ ��# B ` ��# B � Ç# B � χ# B � ۇ# B � �# B
�# B
��# B @
�># B `
�# B �
�# B �
*# B �
?# B �
#�# B /�# B ;�# B @ G�# B ` !�# B � 9�# B � S�# B � m�# B � ��# B ��# B ��# B @ ��# B ` ��# B � ��# B � ͈# B � ڈ# B � ��# B
��# B
&# B @
2?# B `
�# B �
�# B �
�# B �
(�# B �
??# B L?# B 5�# B @ B�# B ` O�# B � \�# B � i�# B � v�# B � ��# B ��# B ��# B @ ��# B ` ��# B � ĉ# B � щ# B � މ# B � �# B � # B ��# B @ �# B ` �# B � +�# B � 8�# B � R�# B � e�# B u�# B ��# B @ ��# B ` ��# B � Ŋ# B � ݊# B � ��# B � �# B �# B .�# B @ ;�# B ` H�# B � ]�# B � m�# B � ��# B � ��# B ��# B ��# B @ ��# B ` ��# B � Ӌ# B � �# B � ��# B � �# B �# B 5�# B @ H�# B ` U�# B � b�# B � o�# B � |�# B � ��# B ��# B ��# B @ ��# B ` # B � ��# B � �# B � 4�# B � Q�# B n�# B ��# B @ ��# B ` Ǎ# B � �# B � �# B � !�# B � ?�# B ]�# B �?# B @ �?# B ` �?# B � �?# B � {�# B � ��# B � ��# B ��# B َ# B @ �# B ` �# B � �# B � 8�# B � M�# B � d�# B ��# B ��# B @ ��# B ` �# B � �# B � !�# B � .�# B � ;�# B S�# B k�# B @ ��# B ` ��# B � ��# B � ��# B � ِ# B � �# B �# B !�# B @ 8�# B ` O�# B � f�# B � }�# B � ��# B � ��# B Ñ# B ۑ# B @ �# B ` �# B � #�# B � ;�# B � H�# B � U�# B b�# B o�# B @ |�# B ` @# B � @# B � ,@# B � 9@# B � ��# B ��# B ��# B @ ��# B ` ��# B � ʒ# B � ג# B � �# B � �# B ��# B �# B @ �# B ` %�# B � 2�# B � ?�# B � L�# B � F@# B S@# B `@# B @ m@# B ` z@# B � �@# B � �@# B � �@# B � �@# B ! �@# B ! �@# B @! �@# B `! Y�# B �! z�# B �! ��# B �! ��# B �! A# B " #A# B " 0A# B @" =A# B `" ݓ# B �" �# B �" dA# B �" qA# B �" ~A# B # �A# B # �A# B @# �A# B `# �A# B �# �A# B �# �A# B �# �A# B �# �# B $ �# B $ B# B @$
B# B `$ B# B �$ 'B# B �$ 4B# B �$ AB# B �$ NB# B % [B# B % hB# B @% uB# B `% �B# B �% �B# B �% �B# B �% �B# B �% �B# B & �B# B & �B# B @& �B# B `& �B# B �& �B# B �& C# B �& C# B �& C# B ' +C# B ' 8C# B @' EC# B `' RC# B �' _C# B �' lC# B �' yC# B �' �C# B ( �C# B ( �C# B @( �C# B `( �C# B �( �C# B �( �C# B �( �C# B �( �C# B ) �C# B ) D# B @) D# B `) "D# B �) /D# B �) <D# B �) ID# B �) VD# B * cD# B * pD# B @* }D# B `* �D# B �* �D# B �* �D# B �* �D# B �* �D# B + �D# B + �D# B @+ �D# B `+ �D# B �+ �D# B �+ E# B �+ E# B �+ &E# B , 3E# B , @E# B @, ME# B `, 2�# B �, J�# B �, b�# B �, z�# B �, ��# B - ��# B - # B @- ڔ# B `- �# B �-
�# B �- '�# B �- B�# B �- \�# B . w�# B . ��# B @. ��# B `. ƕ# B �. �# B �. ��# B �. �# B �. 0�# B / K�# B / e�# B @/ ��# B `/ ��# B �/ ��# B �/ ϖ# B �/ �# B �/ �# B 0 �# B 0 9�# B @0 T�# B `0 n�# B �0 ��# B �0 ��# B �0 ��# B �0 ؗ# B 1 �# B 1
�# B @1 (�# B `1 B�# B �1 ]�# B �1 w�# B �1 ��# B �1 ��# B 2 ǘ# B 2 �# B @2 ��# B `2 �# B �2 1�# B �2 K�# B �2 f�# B �2 ��# B 3 ��# B 3 ��# B @3 Й# B `3 �# B �3 �# B �3 �# B �3 :�# B �3 T�# B 4 o�# B 4 ��# B @4 ��# B `4 ��# B �4 ٚ# B �4 �# B �4 �# B �4 (�# B 5 C�# B 5 ]�# B @5 x�# B `5 ��# B �5 ��# B �5 Ǜ# B �5 �# B �5 ��# B 6 �# B 6 1�# B @6 L�# B `6 f�# B �6 ��# B �6 ��# B �6 ��# B �6 М# B 7 �# B 7 �# B @7 �# B `7 :�# B �7 U�# B �7 o�# B �7 ��# B �7 ��# B 8 ��# B 8 ٝ# B @8 �# B `8 �# B �8 )�# B �8 C�# B �8 ^�# B �8 x�# B 9 ��# B 9 ��# B @9 Ȟ# B `9 �# B �9 ��# B �9 �# B �9 2�# B �9 L�# B : g�# B : ��# B @: ��# B `: ��# B �: џ# B �: �# B �: �# B �: �# B ; ;�# B ; U�# B @; p�# B `; ��# B �; ��# B �; ��# B �; ڠ# B �; �# B < �# B < )�# B @< D�# B `< ^�# B �< y�# B �< ��# B �< ��# B �< ȡ# B = �# B = ��# B @= �# B `= BL# B �= OL# B �= \L# B �= iL# B �= vL# B > �L# B > �L# B @> �L# B `> �L# B �> �L# B �> �L# B �> �L# B �> �L# B ? �L# B ? �L# B @? M# B `? M# B �? M# B �? ,M# B �? 9M# B �? ��# � B a # B | # B @ � # B ` � # B � � # B � � # B � � # B � � # B � # B # B @ # B ` 1# B � J# B � Y# B � ��# B � ު# B ��# B �# B @ �# B ` �# B � �# B � �# B � �# B � # B +# B @# B @ _# B ` ~# B � �# B � �# B � �# B � �# B �# B �# B @ =�# B ` ߆# B � N�# B � c�# B � x�# B � ��# B ��# B ��# B @ ǫ# B ` �<# B � �<# B � �<# B � �<# B � ݫ# B # B "# B @ ?# B ` \# B � ;># B � G># B � S># B � _># B k># B w># B @ �># B ` �># B � �># B � �># B � �># B � �># B �# B �# B @ �# B ` �# B � �# B � �# B � # B � # B +# B ?# B @ S# B ` h# B � }# B � �# B � �# B � �# B
�# B
�# B @
�># B `
�># B �
�># B �
*# B �
?# B �
T# B q# B �# B @ �# B ` �# B � �# B � �># B � !# B �
?# B ?# B R# B @ l# B ` �# B � �# B � �# B � �# B � �# B
# B
&# B @
2?# B `
?# B �
Q# B �
c# B �
u# B �
??# B L?# B �# B @ �# B ` �# B � �# B � �# B � �# B � # B + # B A # B @ R # B ` c # B � y # B � щ# B � މ# B � � # B � # B � # B @ � # B `
# B �
# B � .
# B � D
# B � S
# B e
# B w
# B @ �
# B ` �
# B � �
# B � �
# B � �
# B � Y?# B $ # B 6 # B @ M # B ` d # B � s # B � � # B � � # B � � # B � # B � # B @ � # B ` � # B � # B � # B � 6 # B � N # B ` # B s # B @ � # B ` � # B � � # B � � # B � � # B � � # B � # B
# B @ !
# B ` >
# B � [
# B � s
# B � �
# B � �
# B �
# B �
# B @ �
# B ` �
# B � f?# B � y?# B � �?# B � �?# B �?# B �?# B @ �?# B ` �?# B � �?# B � �?# B � �?# B � �# B �# B �# B @ �# B ` �# B � �# B � �# B � �# B � # B # B ,# B @ <# B ` M# B � ^# B � o# B � �# B � �# B �# B �# B @ �# B ` �# B � �# B � �# B � # B � # B *# B ;# B @ L# B ` ]# B � n# B � # B � �# B � �# B y=# B �=# B @ @# B ` �# B � �# B � �# B � # B � # B 0# B B# B @ T# B ` @# B � @# B � ,@# B � 9@# B � |# B �# B �# B @ �# B ` �# B � �# B � �# B � # B � # B '# B :# B @ N# B ` b# B � v# B � �# B � �# B � ��# B ��# B ��# B @
�# B ` !�# B � 5�# B � I�# B � a�# B � s�# B ! �@# B ! �@# B @! �@# B `! �@# B �! �@# B �! �@# B �! A# B �! A# B " #A# B " 0A# B @" =A# B `" JA# B �" WA# B �" dA# B �" qA# B �" ~A# B # �A# B # �A# B @# �A# B `# �A# B �# �A# B �# �A# B �# �A# B �# �A# B $ �A# B $ B# B @$
B# B `$ B# B �$ 'B# B �$ 4B# B �$ AB# B �$ NB# B % [B# B % hB# B @% uB# B `% �B# B �% �B# B �% �B# B �% �B# B �% �B# B & �B# B & �B# B @& �B# B `& �B# B �& �B# B �& C# B �& C# B �& C# B ' +C# B ' 8C# B @' EC# B `' RC# B �' _C# B �' lC# B �' yC# B �' �C# B ( �C# B ( �C# B @( �C# B `( �C# B �( �C# B �( �C# B �( �C# B �( �C# B ) �C# B ) D# B @) D# B `) "D# B �) /D# B �) <D# B �) ID# B �) VD# B * cD# B * pD# B @* }D# B `* �D# B �* �D# B �* �D# B �* �D# B �* �D# B + �D# B + �D# B @+ �D# B `+ �D# B �+ �D# B �+ E# B �+ E# B �+ &E# B , 3E# B , @E# B @, ME# B `, ZE# B �, gE# B �, tE# B �, �E# B �, �E# B - �E# B - �E# B @- �E# B `- �E# B �- �E# B �- �E# B �- �E# B �- �E# B . F# B . F# B @. F# B `. *F# B �. 7F# B �. DF# B �. QF# B �. ^F# B / kF# B / xF# B @/ �F# B `/ �F# B �/ �F# B �/ �F# B �/ �F# B �/ �F# B 0 �F# B 0 �F# B @0 �F# B `0 �F# B �0 G# B �0 G# B �0 !G# B �0 .G# B 1 ;G# B 1 HG# B @1 UG# B `1 bG# B �1 oG# B �1 |G# B �1 �G# B �1 �G# B 2 �G# B 2 �G# B @2 �G# B `2 �G# B �2 �G# B �2 �G# B �2 �G# B �2 �G# B 3 H# B 3 H# B @3 %H# B `3 2H# B �3 ?H# B �3 LH# B �3 YH# B �3 fH# B 4 sH# B 4 �H# B @4 �H# B `4 �H# B �4 �H# B �4 �H# B �4 �H# B �4 �H# B 5 �H# B 5 �H# B @5 �H# B `5 I# B �5 I# B �5 I# B �5 )I# B �5 6I# B 6 CI# B 6 PI# B @6 ]I# B `6 jI# B �6 wI# B �6 �I# B �6 �I# B �6 �I# B 7 �I# B 7 �I# B @7 �I# B `7 �I# B �7 �I# B �7 �I# B �7 �I# B �7 ��# B 8 ��# B 8 ��# B @8 ��# B `8 ��# B �8 ��# B �8 ��# B �8 ˬ# B �8 լ# B 9 ߬# B 9 �# B @9 �# B `9 ��# B �9
�# B �9 �# B �9 �# B �9 +�# B : 6�# B : A�# B @: L�# B `: W�# B �: b�# B �: m�# B �: x�# B �: ��# B ; ��# B ; ��# B @; ��# B `; ��# B �; ��# B �; ŭ# B �; Э# B �; ۭ# B < �# B < �# B @< ��# B `< �# B �< �# B �< �# B �< (�# B �< 3�# B = >�# B = I�# B @= T�# B `= _�# B �= j�# B �= u�# B �= ��# B �= ��# B > ��# B > ��# B @> ��# B `> ��# B �> ®# B �> ͮ# B �> خ# B �> �# B ? �# B ? ��# B @? �# B `? �# B �? �# B �? %�# B �? 0�# B �? �� C
�� ��
�� K�
�� K�
�� 6 � � � @ �� % �� �� �� x� J
�� X�# , l�# ��# ��# ��# ݯ# ��# �# 8�# U�# x�# ��#
��# �# �#
�# 3�# L�# j�# ��# ��# ��# ر# ��# �# D�# h�# ��# ��# Ҳ# ��# �# >�# `�# ��# ! ��# " Ƴ# # �# $
�# % (�# & F�# ' f�# ( ��# ) ��# * Ŵ# + ۴# �� � � B 6 B M�# �� � �< B �5 B �5 B {�# B ��# B y# B �# B
�# B �# B �# B
� B ݄# �� ��# �� �� �# �� �# @ # # -# D# [# j# w# �# �# '�# �#
�# �# �#
<#
# # ,# <# (<# Z# :�# �# �# �# �# �# �# �# T�# # +# A# W# ! e# " x# # �# $ �# % �# & �# ' �# ( �# ) �# * �# +
# , # - 9 # . O # / W # 0 _ # 1 { # 2 � # 3 � # 4 � # 5 l�# 6 � # 7 � # 8 # 9 # : 4 # ; D # < Z<# = D�# > ~�# ? "
�� ��
�� ]�# ��# B ��# B f�
B @ Z�# B ` ̩# B � �# B � ��# B � 7�! B � ��# B ��# B ��# B @ ��# B ` ��# B � ˅# B � ׅ# B � �# B � �# B ��# B �# B @ �# B ` �# B � +�# B � 7�# B � C�# B � O�# B [�# B g�# B @ s�# B ` �# B � ��# B � ��# B � ��# B � ��# B ��# B dž# B @ ӆ# B ` ߆# B � �# B � ��# B � �# B � �# B �# B '�# B @ �=# B ` �=# B � �=# B � �=# B � �=# B � �=# B ># B ># B @ #># B ` /># B � ;># B � G># B � S># B � _># B k># B w># B @ �># B ` �># B � �># B � �># B � �># B � �># B 3�# B ?�# B @ K�# B ` W�# B � c�# B � o�# B � {�# B � ��# B ��# B ��# B @ ��# B ` ��# B � Ç# B � χ# B � ۇ# B � �# B
�# B
��# B @
�># B `
�# B �
�# B �
*# B �
?# B �
#�# B /�# B ;�# B @ G�# B ` !�# B � 9�# B � S�# B � m�# B � ��# B ��# B ��# B @ ��# B ` ��# B � ��# B � ͈# B � ڈ# B � i�# B
��# B
��# B @
µ# B `
۵# B �
�# B �
�# B �
0�# B �
??# B L?# B 5�# B @ B�# B ` O�# B � \�# B � i�# B � v�# B � ��# B ��# B ��# B @ ��# B ` ��# B � ĉ# B � щ# B � މ# B � �# B � # B ��# B @ �# B ` +�# B � P�# B � 8�# B � R�# B � e�# B u�# B ��# B @ ��# B ` ��# B � Ŋ# B � ݊# B � ��# B � �# B �# B .�# B @ ;�# B ` H�# B � ]�# B � m�# B � ��# B � ��# B ��# B ��# B @ ��# B ` ��# B � Ӌ# B � �# B � ��# B � �# B �# B 5�# B @ H�# B ` U�# B � b�# B � o�# B � |�# B � ��# B ��# B ]�# B @ j�# B ` w�# B � ��# B � ��# B � ��# B � ��# B ��# B Ŷ# B @ Ҷ# B ` ߶# B � �# B � ��# B � �# B � �?# B �?# B �?# B @ �?# B ` �?# B � �?# B � �?# B � �?# B � �# B �# B -�# B @ :�# B ` G�# B � T�# B � a�# B � n�# B � {�# B ��# B ��# B @ ��# B ` ��# B � ��# B � !�# B � .�# B � ɷ# B ַ# B �# B @ �# B ` ��# B �
�# B � �# B � $�# B � 1�# B >�# B K�# B @ X�# B ` e�# B � r�# B � �# B � ��# B � ��# B y=# B �=# B @ @# B ` ��# B � ��# B � ;�# B � H�# B � U�# B b�# B o�# B @ |�# B ` @# B � @# B � ,@# B � 9@# B � ��# B ��# B ��# B @ ��# B ` ��# B � ʒ# B � ג# B � �# B � �# B ��# B �# B @ �# B ` %�# B � 2�# B � ?�# B � L�# B � F@# B S@# B `@# B @ m@# B ` z@# B � �@# B � �@# B � �@# B � �@# B ! �@# B ! �@# B @! �@# B `! �@# B �! �@# B �! �@# B �! A# B �! ��# B " ˸# B " ո# B @" �# B `" JA# B �" WA# B �" dA# B �" qA# B �" ~A# B # �A# B # �A# B @# �A# B `# �A# B �# �A# B �# �A# B �# �A# B �# �A# B $ �A# B $ B# B @$
B# B `$ B# B �$ 'B# B �$ 4B# B �$ AB# B �$ NB# B % [B# B % hB# B @% uB# B `% �B# B �% �B# B �% �B# B �% �B# B �% �B# B & �B# B & �B# B @& �B# B `& �B# B �& �B# B �& C# B �& C# B �& C# B ' +C# B ' 8C# B @' EC# B `' RC# B �' _C# B �' lC# B �' yC# B �' �C# B ( �C# B ( �C# B @( �C# B `( �C# B �( �C# B �( �C# B �( �C# B �( �C# B ) �C# B ) D# B @) D# B `) "D# B �) /D# B �) <D# B �) ID# B �) VD# B * cD# B * pD# B @* }D# B `* �D# B �* �D# B �* �D# B �* �D# B �* �D# B + �D# B + �D# B @+ �D# B `+ �D# B �+ �D# B �+ E# B �+ E# B �+ &E# B , 3E# B , @E# B @, ME# B `, ZE# B �, gE# B �, tE# B �, �E# B �, �E# B - �E# B - �E# B @- �E# B `- �E# B �- �E# B �- �E# B �- �E# B �- �E# B . F# B . F# B @. F# B `. *F# B �. 7F# B �. DF# B �. QF# B �. ^F# B / kF# B / xF# B @/ �F# B `/ �F# B �/ �F# B �/ �F# B �/ �F# B �/ �F# B 0 �F# B 0 �F# B @0 �F# B `0 �F# B �0 G# B �0 G# B �0 !G# B �0 .G# B 1 ;G# B 1 HG# B @1 UG# B `1 bG# B �1 oG# B �1 |G# B �1 �G# B �1 �G# B 2 �G# B 2 �G# B @2 �G# B `2 �G# B �2 �G# B �2 �G# B �2 �G# B �2 �G# B 3 H# B 3 H# B @3 %H# B `3 2H# B �3 ?H# B �3 LH# B �3 YH# B �3 fH# B 4 sH# B 4 �H# B @4 �H# B `4 �H# B �4 �H# B �4 �H# B �4 �H# B �4 �H# B 5 �H# B 5 �H# B @5 �H# B `5 I# B �5 I# B �5 I# B �5 )I# B �5 6I# B 6 CI# B 6 PI# B @6 ]I# B `6 jI# B �6 wI# B �6 �I# B �6 �I# B �6 �I# B 7 �I# B 7 �I# B @7 �I# B `7 �I# B �7 �I# B �7 �I# B �7 �I# B �7 J# B 8 J# B 8 J# B @8 -J# B `8 :J# B �8 GJ# B �8 TJ# B �8 aJ# B �8 nJ# B 9 {J# B 9 �J# B @9 �J# B `9 �J# B �9 �J# B �9 �J# B �9 �J# B �9 �J# B : �J# B : �J# B @: �J# B `:
K# B �: K# B �: $K# B �: 1K# B �: >K# B ; KK# B ; XK# B @; eK# B `; rK# B �; K# B �; �K# B �; �K# B �; �K# B < �K# B < �K# B @< �K# B `< �K# B �< �K# B �< �K# B �< L# B �< L# B = L# B = (L# B @= 5L# B `= BL# B �= OL# B �= \L# B �= iL# B �= vL# B > �L# B > �L# B @> �L# B `> �L# B �> �L# B �> �L# B �> �L# B �> �L# B ? �L# B ? �L# B @? M# B `? M# B �? M# B �? ,M# B �? 9M# B �? �# � B a # B | # B @ � # B ` � # B � � # B � � # B � � # B � � # B � # B # B @ # B ` 1# B � J# B � Y# B � ��# B � ު# B ��# B �# B @ �# B ` �# B � �# B � �# B � �# B � # B +# B @# B @ _# B ` ~# B � �# B � �# B � �# B � �# B �# B �# B @ =�# B ` ߆# B � N�# B � c�# B � x�# B � ��# B ��# B ��# B @ ǫ# B ` �<# B � �<# B � �<# B � �<# B � ݫ# B # B "# B @ ?# B ` \# B � ;># B � G># B � S># B � _># B k># B w># B @ �# B ` �># B � �># B � �># B � �># B � �># B �# B �# B @ �# B ` �# B � �# B � �# B � # B � # B +# B ?# B @ S# B ` h# B � }# B � �# B � �# B � �# B
�# B
�# B @
�># B `
�># B �
�># B �
*# B �
?# B �
T# B q# B �# B @ �# B ` �# B � �# B � �># B � !# B �
?# B ?# B R# B @ l# B ` �# B � �# B � �# B � �# B � �# B
# B
&# B @
2?# B `
�# B �
�# B �
�# B �
(�# B �
??# B L?# B �# B @ �# B ` �# B � �# B � �# B � �# B � ��# B ��# B ��# B @ ��# B ` c # B � y # B � щ# B � މ# B � � # B � # B � # B @ � # B `
# B �
# B � .
# B � D
# B � S
# B e
# B w
# B @ �
# B ` �
# B � �
# B � �
# B � �
# B � Y?# B $ # B 6 # B @ M # B ` d # B � s # B � � # B � � # B � � # B � # B � # B @ � # B ` � # B � # B � # B � 6 # B � N # B ` # B s # B @ � # B ` � # B � � # B � � # B � � # B � � # B � # B
# B @ !
# B ` >
# B � [
# B � s
# B � �
# B � �
# B �
# B Ŷ# B @ �
# B ` �
# B � f?# B � y?# B � �?# B � �?# B �?# B �?# B @ �?# B ` �?# B � �?# B � �?# B � �?# B � �# B �# B �# B @ �# B ` �# B � �# B � �# B � �# B � # B # B ,# B @ <# B ` M# B � ^# B � o# B � �# B � �# B �# B �# B @ �# B ` �# B � �# B � �# B � # B � # B *# B ;# B @ L# B ` ]# B � n# B � # B � �# B � �# B y=# B �=# B @ @# B ` �# B � �# B � �# B � # B � # B 0# B B# B @ T# B ` @# B � @# B � ,@# B � 9@# B � |# B �# B �# B @ �# B ` �# B � �# B � �# B � # B � # B '# B :# B @ N# B ` b# B � v# B � �# B � �# B � ��# B ��# B ��# B @
�# B ` !�# B � 5�# B � I�# B � a�# B � s�# B ! �@# B ! �@# B @! �@# B `! �@# B �! �@# B �! �@# B �! A# B �! ��# B " ˸# B " ո# B @" �# B `" JA# B �" WA# B �" dA# B �" qA# B �" ~A# B # �A# B # �A# B @# �A# B `# �A# B �# �A# B �# �A# B �# �A# B �# �A# B $ �A# B $ B# B @$
B# B `$ B# B �$ 'B# B �$ 4B# B �$ AB# B �$ NB# B % [B# B % hB# B @% uB# B `% �B# B �% �B# B �% �B# B �% �B# B �% �B# B & �B# B & �B# B @& �B# B `& �B# B �& �B# B �& C# B �& C# B �& C# B ' +C# B ' 8C# B @' EC# B `' RC# B �' _C# B �' lC# B �' yC# B �' �C# B ( �C# B ( �C# B @( �C# B `( �C# B �( �C# B �( �C# B �( �C# B �( �C# B ) �C# B ) D# B @) D# B `) "D# B �) /D# B �) <D# B �) ID# B �) VD# B * cD# B * pD# B @* }D# B `* �D# B �* �D# B �* �D# B �* �D# B �* �D# B + �D# B + �D# B @+ �D# B `+ �D# B �+ �D# B �+ E# B �+ E# B �+ &E# B , 3E# B , @E# B @, ME# B `, ZE# B �, gE# B �, tE# B �, �E# B �, �E# B - �E# B - �E# B @- �E# B `- �E# B �- �E# B �- �E# B �- �E# B �- �E# B . F# B . F# B @. F# B `. *F# B �. 7F# B �. DF# B �. QF# B �. ^F# B / kF# B / xF# B @/ �F# B `/ �F# B �/ �F# B �/ �F# B �/ �F# B �/ �F# B 0 �F# B 0 �F# B @0 �F# B `0 �F# B �0 G# B �0 G# B �0 !G# B �0 .G# B 1 ;G# B 1 HG# B @1 UG# B `1 bG# B �1 oG# B �1 |G# B �1 �G# B �1 �G# B 2 �G# B 2 �G# B @2 �G# B `2 �G# B �2 �G# B �2 �G# B �2 �G# B �2 �G# B 3 H# B 3 H# B @3 %H# B `3 2H# B �3 ?H# B �3 LH# B �3 YH# B �3 fH# B 4 sH# B 4 �H# B @4 �H# B `4 �H# B �4 �H# B �4 �H# B �4 �H# B �4 �H# B 5 �H# B 5 �H# B @5 �H# B `5 I# B �5 I# B �5 I# B �5 )I# B �5 6I# B 6 CI# B 6 PI# B @6 ]I# B `6 jI# B �6 wI# B �6 �I# B �6 �I# B �6 �I# B 7 �I# B 7 �I# B @7 �I# B `7 �I# B �7 �I# B �7 �I# B �7 �I# B �7 ��# B 8 ��# B 8 ��# B @8 ��# B `8 ��# B �8 ��# B �8 ��# B �8 ˬ# B �8 լ# B 9 ߬# B 9 �# B @9 �# B `9 ��# B �9
�# B �9 �# B �9 �# B �9 +�# B : 6�# B : A�# B @: L�# B `: W�# B �: b�# B �: m�# B �: x�# B �: ��# B ; ��# B ; ��# B @; ��# B `; ��# B �; ��# B �; ŭ# B �; Э# B �; ۭ# B < �# B < �# B @< ��# B `< �# B �< �# B �< �# B �< (�# B �< 3�# B = >�# B = I�# B @= T�# B `= _�# B �= j�# B �= u�# B �= ��# B �= ��# B > ��# B > ��# B @> ��# B `> ��# B �> ®# B �> ͮ# B �> خ# B �> �# B ? �# B ? ��# B @? �# B `? �# B �? �# B �? %�# B �? 0�# B �? �� =
�� 6 �� � � @ �# ` �� + �� �� �� x� M
�� 6�# F�# `�# z�# ��# ��# ȹ# �# ��# �# 0�# J�#
e�# ��# ��#
��# Ѻ# �# �# 8� �� B� �� @ �! L �
�� B �� �� '� �� ,
�� K�
�� K�
�� K�
�� ��
�� ��
�� �# 7�# S�# o�# ��# ��# û# # ��# �# 3�#
O�# l�# ��#
��# ü# �# ��# �# *�# A�# [�# x�# ��# ��# ƽ# '�
�� )�
�� S� �# � �# B �# B �# B @ -�# B ` @�# B � V�# B � i�# B � �# B � ��# B ��# B Ҿ# B @ �# B ` ��# B �
�# B � #�# B � 9�# B � L�# B a�# B {�# B @ ��# B ` ��# B � ��# B � ο# B � �# B � �# B �# B 0�# B @ C�# B ` X�# B � x�# B � ��# B � ��# B � �# B �# B ��# B @ �# B ` +�# B � C�# B � [�# B � s�# B � ��# B ��# B '�# B @ �=# B ` �=# B � �=# B � �=# B � �=# B � �=# B ># B ># B @ #># B ` /># B � ;># B � G># B � S># B � _># B k># B w># B @ �># B ` �># B � �># B � �># B � �># B � �># B 3�# B ?�# B @ K�# B ` W�# B � c�# B � o�# B � {�# B � ��# B ��# B ��# B @ ��# B ` ��# B � Ç# B � χ# B � ۇ# B � �# B
�# B
��# B @
�># B `
�># B �
�># B �
�# B �
�# B �
#�# B /�# B ;�# B @ G�# B ` S�# B � _�# B � k�# B � w�# B � ��# B ��# B ��# B @ ��# B ` ��# B � ��# B � ͈# B � ڈ# B � �# B
�# B
��# B @
2?# B `
�# B �
�# B �
�# B �
(�# B �
??# B L?# B 5�# B @ B�# B ` O�# B � \�# B � i�# B � v�# B � ��# B ��# B ��# B @ ��# B ` ��# B � ĉ# B � щ# B � މ# B � �# B �# B �# �# �# 8�# R�# p�# ��# ��# ��# ��# �# K�
�� �� �# � �# B �# B �# B @ -�# B ` @�# B � V�# B � i�# B � ��# B � ��# B Ҿ# B �# B @ ��# B `
�# B � #�# B � 9�# B � L�# B � a�# B {�# B ��# B @ ο# B ` �# B � �# B � ,�# B � �# B � 0�# B C�# B X�# B @ x�# B ` ��# B � ��# B � B�# B � �# B � �# B ��# B �# B @ +�# B ` C�# B � [�# B � s�# B � ��# B � X�# B p�# B ��# B @ ��# B ` ��# B � �=# B � �=# B � �=# B � �=# B ># B ># B @ #># B ` /># B � ;># B � G># B � S># B � _># B k># B w># B @ �># B ` �># B � �># B � �># B � �># B � �># B 3�# B ?�# B @ K�# B ` W�# B � c�# B � o�# B � {�# B � ��# B ��# B ��# B @ ��# B ` ��# B � Ç# B � χ# B � ۇ# B � �# B
�# B
��# B @
�># B `
�># B �
�># B �
�# B �
�# B �
#�# B /�# B ;�# B @ G�# B ` S�# B � _�# B � k�# B � w�# B � ��# B ��# B ��# B @ ��# B ` ��# B � ��# B � ͈# B � ڈ# B � �# B
�# B
��# B @
2?# B `
�# B �
�# B �
�# B �
(�# B �
??# B L?# B 5�# B @ B�# B ` O�# B � \�# B � i�# B � v�# B � ��# B ��# B ��# B @ ��# B ` ��# B � ĉ# B � �# B � �# B � �� 6
�� �� ��# � �# B �# B �# B @ -�# B ` @�# B � V�# B � i�# B � ��# B � ��# B Ҿ# B �# B @ ��# B `
�# B � #�# B � 9�# B � {�# B � ��# B ο# B �# B @ �# B ` ,�# B � �# B � 0�# B � C�# B � x�# B X�# B ��# B @ ��# B ` ��# B � ��# B � ��# B � ��# B � �# B �# B ��# B @ �# B ` +�# B � C�# B � [�# B � s�# B � ��# B X�# B p�# B @ �# B ` '�# B � C�# B � _�# B � �=# B � �=# B ># B ># B @ #># B ` /># B � ;># B � G># B � S># B � _># B k># B w># B @ �># B ` �># B � �># B � �># B � �># B � �># B 3�# B ?�# B @ K�# B ` W�# B � c�# B � o�# B � {�# B � ��# B ��# B ��# B @ ��# B ` ��# B � Ç# B � χ# B � ۇ# B � �# B
�# B
��# B @
�># B `
�># B �
�># B �
�# B �
�# B �
#�# B /�# B ;�# B @ G�# B ` S�# B � _�# B � k�# B � w�# B � ��# B ��# B ��# B @ ��# B ` ��# B � ��# B � ͈# B � ڈ# B � �# B
�# B
��# B @
2?# B `
�# B �
�# B �
�# B �
(�# B �
??# B L?# B 5�# B @ B�# B ` O�# B � \�# B � i�# B � v�# B � ��# B ��# B ��# B @ ��# B ` ��# B � ĉ# B � �# B � �# B � �� 7
�� �� v�# X ?�! 1�! @ ۯ � �� � 2�! ��
B @ [� � C�! B � U�! B � �� 8 �
S� @ N]" � ��# V� B ��! B ��! B @ ��# B ` �# � S� S� �� �� B @ ��# @ ��# ��# �# �# +�# C�# e�# {�# ��# ��# ��# ��# ��# �# &�#
F�# i�# ��#
��# ��# ��# ��# ��# � � ' B �� B �# B � B �# �� $�# B +�# B�# Y�# s�# ��# ��# ��# ��# ��# ��# �# &�# 9�# H�# b�# @ }�# ��# ��# ��# ��# � ��# B ��# B ��# B �# B 7�# B `�# B x�# B ��# B ��# B ��# B ��# B
��# B (�# B 8�# B
P�# B n�# B ��# B ��! B ��# B � B
�� ��# B � � �� ��! B ��! B @ -� B ` ��# B � ��! �� � ��! �� � �! �� � �! �� ��# � ��# �# �� @ �# �� @ �# �� @ &�# �� @ �� � 1�# B � H�# V�# @ V� � t�# B � ��# �� ��# �� � ��# B � B �� ��# B < � �� &�# �� V� � �� � ��# ��# B @ �5 ` ��# � �# �� ��# �� � �� B 1�# B <�# B H�# B Z�# B g�# B {�! B \�! B
��! B d�! B }�# B
��! B ��# B ��# B ��# B � B # � � �� ֘! B �! @ ��! � �! � �! ��! @ ��! � ��! � ��! B �! �� "�! B @ ��! ` �� � ʙ! � ԙ! ?�! �� ` $� B � -� B � 6� B � ?� B � ��# B ��# ܙ! B ` �� � &�# �� � S�! ��# B ` V� � ��# B � ��# B � ��! B յ B �# B @ )�# ` 9�# �� ��# �� � K�# B b�# B z�# B Q�! B � B
< � �� "�! B ��! @ �� � &�# �� � ��! B յ B @ ��# ` ��# B � ?�! �� � ��# �� ��# �� � b�! B � B , � �� �� ��! @ t�! � ��! B � &�# �� � ��# �� ��# �� � ��! B � B � �� �� ��! @ &�# �� � ��# �� ��# �� � ��# B ��# B ��# B �# B � B p � �� �� ��! @ "�! B � !�# � ?�! �� � 6�# B A�# B M�# B @ X�# ` g�# B � z�# � ��# B ��# B ��# B @ ��# ` ��# B � ��# � &�# �� ��# �� ��# �� � �� ��# 8 &�# �� @ ��# �� ��# �� �# �# 5�# K�# e�# {�# ��# ��# ��# �# #�# F�#
W�# t�# [ B Ң B ~�# [ B ��! ��# ��# ��# ��# ��# � � �y B x� B @ ��# B ` ��# B � �# �# #�# @ 2�# �# B ?�# $ ��! �� @ ��! B ` ��! 5^ � \�! B S�# u�# ��# ��# �# � ��! B �! B � B b
� � B B�# �� � � � 7�! �� ` P �# � P�# � Y�# � �# � f�# � J�! � s�# �� ^�! � � � B h � �� �� � &�# �� @
� � ��# � ��# �� �� �� � �# +�# C�# e�# {�# ��# ��# ��# ��# ��# �# &�#
F�# ��#
��# ��# ��# ��# ��# ��# ��# � ��# ��# ��# �# &�# ��# � ��# B ��# B ��# B �# B 7�# B `�# B x�# B ��# B ��# B ��# B ��# B
��# B (�# B 8�# B
P�# B ��# B n�# B ��# B ��! B �# B )�# B � B
� ��# B � �� ��! B ��! B @ -� B ` ��# B � ��! �� � ��! �� � �! �� � �! �� ��# � ��# �# �� @ �# �� @ �# �� @ &�# �� @ � � 1�# B � H�# V�# @ V� � t�# B � ��# � ��# �� � >�# B � B � ��# B H � �� &�# �� @ V� � � S�# @ i�# B � |�# B � �5 � ��# �# � ��# �� -� B ��# B � �� B 1�# B <�# B H�# B Z�# B g�# B {�! B \�! B
��! B d�! B }�# B
��! B ��# B ��# B � B " � � �� ֘! B �! @ ��! � �! � �! ��! @ ��! � ��! � ��! B �! �� "�! B @ ��! � �� � ʙ! ԙ! @ ?�! � � $� B � � � 6� B � ?� B ��# B ��# @ ܙ! B � � � &�# �� � S�! @ ��# B � V� � ��# B ��# B ��! B @ յ B ` �# B � 9�# � ��# �� � � B b�# B z�# B Q�! B � B P � �� "�! B ��! @ "� � &�# �� � ��! B @ յ B ` ��# � ��# B � ?�! � � V� ��# B @ ��# #� ��# �� � ��# B ��# B ��# B �# B ��# B ��# B � B � � �� %� ��! @ "�! B � !�# � ?�! � 6�# B A�# B @ M�# B ` X�# � g�# B � z�# ��# B @ ��# B ` ��# B � ��# � ��# B ��# @ &�# �� � ��# B V� @ ��# B � ��# B � ��# B � ��# &� ��# �� �# -�# S�# t�# ��# ��# ��# ��# @ ��# �# P *�# *� 9�# +� � � p � �� G�# (� &�# �� @ V� � ,� ��# -� ��# �� �#
�# 5�# K�# e�# {�# ��# ��# ��# Q�# �# #�#
s�# F�# � ��# B � B b 0� � B ~�# [ B ��! @ � 1� � � ��! B ��! B � B 3� ��! B ?�# ( ��! 4� @ ��! B ` ��! 5^ � \�! B b �� � B B�# �� � � 6� 7�! �� @ P �# � P�# � Y�# � �# 2� f�# � J�! 5� s�# �� ^�! 7� � � x � �� �� /� &�# �� @ 8� � V� @ "�! B � ��# B � ��# 9� ��# �� � :� ��# 8 �& [� U @ , ` 1�! � �� � Y � F� ^� ��# 8 @ ��# o � =�
>� ?� ��# ��# �# '�# S�# u�# ��# j5 B $� B ��# B @ ��# B ` ��# B � ��# B � ��# B � ��# B � ��# � [ B �# B -�# I�# C� Ң B T�# I�# C� |�# B �" B @ ��# I�# C� �" B ��# B @ ��# I�# C� B� �� F� E� D� ��# �x
Gx B ?x B @ � B ` M� ��# �� B �� B ǣ B @ $� B ` � � O� ��# � �# B �# B 4�# B @ �~ �� ` J�# X�# h�# x�# P� N� Q� � ��# ��# ��* ��# ��
�# ��**:�# ]�# r�# &��# ��# ��# ��# ��#
�# �� B �� B *�# G�# Y�# z�# ��# { W� ��# �x
{ �� ��# ��# { �� �# \ �# B �~ _� r& Y� �
" `� � "�# Z� � .�# [� 6�# M� @ =�# \� � ]� , �� !
a� ^� j�# x�# ��# ��# ��# �# '�# S�# u�# ��# j5 B $� B ��# B @ ��# B ` ��# B � �# � [ B �# B "�# I�# g� Ң B >�# I�# g� |�# B �" B @ f�# I�# g� f� i� h� y�# ��# B ��# B � B @ ��# j5 B ӣ B ��# p� @ n� ��# ��# ��# �� "
r� o� �# ��# �# '�# S�# u�# 2�# ��# B ��# B � B @ H�# j5 B ӣ B 2� x� @ v� _�# � [ B �# B ��# I�# y� Ң B ��# I�# y� |�# B �" B @ ��# I�# y� ��# �x
��# �# { X� �# .�# B 9�# B D�# B @ 0 .�# B 9�# B D�# B @ L�# B ` X�# B � d�# B � � �� � 0 m�# �� � 0 �� �� u�# 4 ��# B �� �� ��# �� � �� ��# �x
� �p ��# � �# B �~ d� T? ~� �
" � � 6�# M� ," }� � ��# �� ��# \� � �# �� � �� �� �# �� H �� $�# $ � B �# B j5 @ G� H �~ �� P ;�# ��# �# '�# S�# u�# S�# ��# B ��# B � B @ i�# , j5 B ӣ B 2� �� @ ��# �� �� ��# � [ B �# B ��# I�# �� Ң B ��# I�# �� |�# B �" B @ ��# I�# �� �# �# 6�# �� �� �� T�# d�# |�# t j5 B ӣ B ��# �� @ ��# �� � ��# �� �� '�
�� �� ��#
� �# B �~ d� T? ~� �
" � � 6�# M� ," }� � ��# �� ��# \� � �# �� � �� �� �� ��
�� �� �� ��
�� ��# ��# ��#
�# ,�# G�# ^�# u�# ��# ��# ��# ��# ��# '�
�� �� &
��
�# �# /�# G�# `�# x�# ��# ��# ��# ��# ��# �#
�# 3�# N�#
g�# }�# ��# y� ��# �� B �� B ǣ B @ $� B ` � B � �� �� ��# ��# �# �#
'�# =�# ]�# q�# ��# ��# ��# ��# ��# ��# �#
/�# I�# � W�# �� $�# B h�# ��# Y�# ��# ��# ��# ��# ��# ��# ��# �# �# � 4�# A�# � N�# �� $�# ]�# H�# b�# B @ n�# ��# ��# ��# ��# � ��# B ��# B x�# B ��# B ��# B �# B � B �� ��# B � � �� v�! B ��! B @ �# B ` ��! B � 5�# B � ��! �� � ��! �� � ��! �� ͛! �� @ ��# ` �# �� � B�# B � �# �� � P�# B � _�# B � k�# B &�# �� �� � B w�# �� ��# �� � � �� ֘! B �! @ ��! � �! � �! &�! @ 7�! � G�! � X�! B s�! �� ��! B @ ��! B ` �G �� � ��! � ʙ! � ԙ! ��! �� ` ܙ! B � �� � &�# �� � �! B �! B @ ��# �� ��# �� $ � �� ��! B ��! B @ G�! ` &�# �� � �! B ��# �� ��# ��
�� ��# ��# �# �# �# -�# =�# L�# ]�# n�# �� T� �� �� ��# ��# �# @ �# ` �# &�# <�# U�# � B � B � @ ��! � � a" W � Qd" $ h � )� a�# F� @ j�# L� @ s�# �� @ �X �� � ~�# �
ݱ L ^� � ��# � ��# � ��# � ��# ��# ��# @ ��# o � �# � �# @
)�# �_ �
4�# � �� C�# c @ N�# �� � X�# 8 � � � g�# B w�# 8 ��# 8 ( ��# �� @ ��# 8 @ ��# 8 H ��# B ` ��# B � a � � ��# M� � ��# > � �# �# ,�# O�# v�# ��# ��# ��# ��# ��# ��# �# .�# ?�# T�# i�# % � ' �� �x �� յ @ z�# � ��
� V� B ��# B ��# W @ ��# W � ��# W � N]" B ��# 8 ��# 8 ( ̸ 8 0 ��# 8 8 � 8 @ ��# 8 H ��# B ` ��# 8 � ��# 8 � � � �# B � �# B � �# B �# @ 6�# B � K�# � i�# B ��# B J�! @ S�! � ��# � ��# �� ��# �� @ ��# �� � ��# �� � ��# �� ��# ��# ��# �# , B mG � @ '�# �� /�# �� ?�# �� � � � �! L �# W � K�# �� � W�# ~� �� @ �� B � #� B � � B � e�# � m�# h �� @ �5 �� � hb" W � � � 4�# W @�# @ R�# W � y�# �� �
�� �� ��# . ��# O � W � �# � � �N � ��# t &D � @ ��# �� ��# B ��# �� @ ��# 8 @ ��# � � ��# � � ��# @ ��# �� � ��# > � �# > %�# 8 @ @�# W � Q�# 9x � �`" T�# @ a�# � u�# � ��# 8 ! ��# X @! ��# I �! ��# �� �! � � " ��# � @" ��# �" ��# 8 # ��# @# ��# �# �# � �# �# 8 �$ *�# �� �$ /�# 8 @= =�# �= R�# �> o I �> \�# 8 �> j�# � ? ~�# 8 �? ��# �� @ ��# 8 �@ �� ��# ��# ��# ��# ��# ��#
�# ( "�# ' �� ��
@ ,�# � 5�# B � >�# B � L�# B Z�# h �� ݱ L @ p�# n � ��# � db" �� ��# �� @ ��# L � ��# L ��# � � � ��# 8 � Ǎ � ��# 8 ��# 8 ��# @ ��" � ��# B � �# B � �# B %�# B -� B @ 7�# B ` ?�# B � G�# B � ^�# �� � g�# W r�# @ J�! � S�! � |�# �� ��# @ ��# W � ��# �� � ��! n �� ��# ��# ��# ��# ��# . h �X �� h �� @ ��# �� � ��# � ��# �# @ �# � �# � )�# �� X @ 7�# W � @�# � � J�# 8 � [�# 8 � @ �� � i�# K � t�#
~�# e �
��# ��# @ ��# e � ��# @ ��# K � ��# � ��# � @
�# �
�# � !�# @ -�# � :�# @ � � H�# P�# @ ��# � Y�# W � k�# > ��# B @ ��# B ` ��# 5^ � �b" B ��# B ��# W @ ˨# � ݨ# W � ��# 8 �� ��# V � �Z � �! L � ��# ��# L �# L � �# � 0�# I ?�# I @ T�# � P�# � � a�# t o�# �� @ }�# @ �� @ �� �� ��# x P� B ��# @ �# � �# � �# N]" @ �# � K�# � �# B ' B �x B @ �# B ` V� B � �# B � m�# B � hb" B � e�# B 6�# B i�# B @ ��# B ` R� B �
�� �� � �# .�# D�# [�# y�# P db" �� ��# �� @ V � � ]u 8 � ��# �� � ��# ��# 8 6� �� @ �# ` �# �� �# �� @ �# �� � s@ � � ��# � �# � @ Y�# � � #�# � � /�# @�# �� @ �� ` �� � M�# � �� � m�# �
�� ��
�� � �� �� �� ��
�� � > 8 ��
�� � �� �� ��
�� � �� 8 �
�� � �� B 8 �
�� � �� B �
�� � �
� � ~�# � ��#
� ��! � @ ��# � � ��# � � ��# � ��# � @ ��# � � �# � � �# � �# !� @ ��# #� �
�# � � �# %� 3�# '� @ >�# � � �X �� � R� B �
�� �� � �� �
� �� c �
� �
� W B B � � �
� W � � �� �
� W �� B B �
� W �� �
8 � W B B �
� W � W z z �
� W � �
� W W W �
� �� c � X X � "�
8 � W $�
� � &� H�# N�# � g�# ,� t�# .� @ �i 0� � ��# 2� � ��# 2� Q�
4� @ t 4� � � 4� � ��# 6� �� 4� @ ��# 4� � ��# 8� � �# :� �# <� @ ��# 2� � �# 2� � $�# 2� �# >� @ ;�# @� � H�# C� � �# E�
�� �� �� +� X X �� *�
�� �� �� -�
�� �� � /�
�� �� 1�
�� 3�
�� 5�
�� �� �� 7�
�� �� �� 9�
8 �� �� �� �� W ;�
�� �� W z z =�
�� � ?�
�� B� z z �� A�
�� B� W W D� b�# ��# 2� �# <� @ ��# H� � ��# J� �
�� �� �� G�
� �� �� I� ��# ��! յ '� @ z�# � � K� �M �
N� �M $
P� �M �
R� �M �
T� �M �
V� �M ^
X� �M r
Z� �M �
\� �M
^� �M �
`� �� �� �# yx kx �# ` �# 2�# @ H�# � "�! � h� �# ?�! @ ]�# ` n�# � յ � }�# � ��# ��# @ ��# � ��# � �# � �~ � �# յ �~ �# �# յ @ h� ` ]�# � n�# � �# յ #�# /�# @ ;�# _�# q�# @ ��# ` յ � �~ � ��# ,� �# @ �~ ` ��# �# ��# @ �# � �# � �# � .�# � @�# ( b�# t�# @ ��# � ��# � �# �~ ��# 8 ��# ��# @ �# � )�# � �# �# @ �# � �~ � �# � �# o� �# @ �~ ` m� �# 7�# �# @ �~ ` X�# t�# eL @ I ` ��# � � � L � ��# � ��# L �~ ��# L �~ �# L �~ �# �# ��" @ �# ` gK � &�# � 2�# X�# �# @ �~ ` `�# ( �# ��# @ ��# � ��# � �# � �� � �� �� �# J�! S�! @ �# � �~ � �# �# �# �# ( X�# � @ �� � 1�# � �# =�# �� _�# �� ��# @ ��# � ��# � ��# �� ��# @ ��# � ��# � �# յ 7�# �# @ �~ ` ��# � $ @ �0" � �# � � # $ � - $ X�# �� @ �# � # $ � J $ �� @ # $ ` g $ � $ � $ � $ � $ $ *$ J$ d$ j$ r$ ~$ �$ �$ �$ �$ �$ 8 �u � @ a� � �$ � $ $ /6" @ �
` � � $ ��# 7$ �# @ �~ ` E$ 0 g � @ � � X$ � �# { # $ @ �~ ` h$ y$ �$ �$ ' o� �$ \ � @ � � �$ � Y �� � �� �$ /�# �$ $ $ 4$ G$ `$ �$ �$ �$ �$ $ A$ Z$ v$ �$ �$ �$ $ $ 2$ ! M$ " a$ # v$ $ �$ 0 �$ 1 �$ 2 �$ �$ �$ $ '$ I$ ��# g$ @ q$ ` �$ �$ �$ �$ �$ $ B$ h$ �$ �$ �$ �$
$ 7$ ]$
�$ �$ �$ �$ @ �$ � �$ � �$ �$ �# @ յ ` $ �$ J $ { $ �? � $ @ �~ ` � $ � $ �~ � $ �$ � $ @ {�
�
$ �
$ � $ {�
@ �~ ` A
$ � �A @ x� ` �# � 6 � p
$ �# 6 �
$ �~ �
$ �$ �# @ յ ` �
$ $ ~� @ �� ` # $ � 2 $ � B $ �$ i $ @ {�
� �� � z $ �$ i $ @ $ � �� � �) �� � $ �� � $ �� � $ �� � $ �� � $ �� � $ �� � $ �� $ �� |L �� ) $ �� ; $ �� P $ �� _ $ �� o $ �
� �� @ � $ ( �# � ��# � @ ��# B � ��# B � �� B � �� B � �� B � $ � $ � $ � $ � $ � $
$ ��
X �� W
$ C. � �� @ 0
$ � � �
�� �� 8
$ j5 B S
$ B ^
$ � x
$ '� �
$ B @ �
$ �� ` �
$ �
$ �
$ �
$ �� �� '
�� �� �� �� �� Kx �� �� �� �� �� �� �� �� �� �� �� �� �� � ~� }� |� {� z� j� y� w� v� u� t� s� r� q� p� m� n� l� x� k� i� h� g� f� e� d� �$ �� B �$ B v B @ B ` �$ B � �$ ( � �! �$ B @ �$ B ` �$ B �
$ B � $ B � )$ B � 9$ B J$ B ٷ B @ W$ B ` c$ � �� B � n$ B � }$ B 7�# B �� B @ �$ B ` �$ B � �$ B � |� B � �$ B � �$ B �b" B �� B @ d� B ` �$ B � � B � �$ B � $ B � (^" A $ B -$ B @ �c" B ` C$ B � Q$ B � ��# B � ��# B � [$ B � � m$ P �! L �$ B � �$ � B V� B (]" B @ 0� �� � � � � � �$ � �! L �$ B � �$ B � �� B � �$ B � �$ B �$ B � B @ t, B ` �$ � � 0� �� � � � � � �$ B � $ h �! L $ B � +$ B � 3$ B � ;$ B � E$ B ZH B M$ B @ � B ` Y$ B � g$ B � u$ B � �$ B � B 0� �� @ � � � � � �$ 0 �! L �" � � �$ B 3o @ \& �� �$ �$ � �! L �# B � ^� B � �$ �� � �$ L �$ L � �$ L $ L � $ L 0� �� � %$ � � /$ �
8$ � @
C$ � �
O$ � �
\$ � f$ @ �I � q$ @ �� � c& �
p& B @
|$ P $ B �$ B �$ @ :X � �$ � �$ � �$ � @ �$ � q$ �$
� �h �$ $ 0 �� @
e P � ` Ƅ p ҄ x ݄ � � � �P � �� � �z �
$ ( � y � B �� �� �� �� �� �� �� �� �� �� �� �� �� ��
�$ �$ �$ @ �$ ` �$ ( $ �� $ � *$ � 5$ � F$ �5 S$ � � c$ 0 �$ T$ �� �$ @ �$ ( �� c �$ @ յ � �! L � �$ 8 �D � �� յ @ �$ � �� �� �� ��
��
$ $ +$ >$ [$ �$ �$ �$ � � � � @ �$ � *�# �� �$ � @ t @ G � �$ � � �! L @ �$ L � @ @ �$ � �# � � �$ �� � � 8�! �� @ �$ L � V � ^� B $ B @ $ B ` #$ B � E� � 8k I � .$ �H �A @ A$ � �n L � �� L K$ � � Y$ � � d$ 8 X�! I � @ � � �� �� � v$ �$ �$ �$ $ � � B a # B | # B @ � # B ` � # B � � # B � � # B � � # B � � # B � # B # B @ # B ` 1# B � J# B � Y# B � h# B � w# B �# B �# B @ �# B ` �# B � �# B � �# B � �# B � # B +# B @# B @ _# B ` ~# B � �# B � �# B � �# B � �# B �# B �# B @ �# B ` �# B � �# B � �# B � # B � # B +# B ?# B @ S# B ` h# B � }# B � �# B � �# B � �# B �# B �# B @ � # B ` � # B � � # B � � # B �
# B �
# B .
# B D
# B @ S
# B ` e
# B � w
# B � �
# B � �
# B � �
# B �
# B �
# B @ # B ` $ # B � 6 # B � M # B � d # B � s # B � # B � # B @ � # B ` � # B � � # B � � # B � � # B � # B
# B
6 # B @
N # B `
` # B �
s # B �
*# B �
?# B �
T# B q# B �# B @ �# B ` �# B � �# B � �># B � !# B � ��# B ��# B ��# B @ ��# B ` �# B � �# B � �# B � �# B � �# B
�# B
�# B @
�# B `
�# B �
�# B �
�# B �
(�# B �
|# B �# B �# B @ �# B ` �# B � �# B � �# B � # B � # B '# B :# B @ N# B ` b# B � v# B � �# B � �# B � $ � $ B 0$ B A$ B @ U$ B ` f$ B � w$ B � �$ B � �$ B � �$ B �$ B $ B @ $ B ` "$ B � 5$ B � I$ B � ]$ B � n$ B �$ B �$ B @ �$ B ` �$ B � �$ B � 7�# B � C�# B � O�# B [�# B g�# B @ s�# B ` �# B � ��# B � ��# B � ��# B � ��# B ��# B dž# B @ ӆ# B ` ߆# B � �# B � ��# B � �# B � �# B �# B '�# B @ �=# B ` �=# B � �=# B � �=# B � �=# B � �=# B ># B ># B @ #># B ` /># B � ;># B � G># B � S># B � _># B k># B w># B @ �># B ` �># B � �># B � �># B � �># B � �># B 3�# B ?�# B @ K�# B ` W�# B � c�# B � o�# B � {�# B � ��# B ��# B ��# B @ ��# B ` ��# B � Ç# B � χ# B � ۇ# B � �# B
�# B
��# B @
�># B `
�># B �
�># B �
�# B �
�# B �
#�# B /�# B ;�# B @ G�# B ` S�# B � _�# B � k�# B � w�# B � ��# B ��# B ��# B @ ��# B ` ��# B � ��# B � ͈# B � ڈ# B � �# B
�# B
��# B @
2?# B `
�# B �
�# B �
�# B �
(�# B �
??# B L?# B 5�# B @ B�# B ` O�# B � \�# B � i�# B � v�# B � ��# B ��# B ��# B @ ��# B ` ��# B � ĉ# B � �# B � �# B �
� � .$ � �# B �# B �# B @ -�# B ` V�# B � �# B � X�# B � x�# B � ��# B ��# B Ҿ# B @ �# B ` ��# B �
�# B � #�# B � 9�# B � L�# B a�# B {�# B @ :$ B ` R$ B � ��# B � 7�# B � C�# B � O�# B [�# B g�# B @ s�# B ` �# B � ��# B � ��# B � ��# B � ��# B ��# B dž# B @ ӆ# B ` ߆# B � �# B � ��# B � �# B � �# B �# B '�# B @ �=# B ` �=# B � �=# B � �=# B � �=# B � �=# B ># B ># B @ #># B ` /># B � ;># B � G># B � S># B � _># B k># B w># B @ �># B ` �># B � �># B � �># B � �># B � �># B 3�# B ?�# B @ K�# B ` W�# B � c�# B � o�# B � {�# B � ��# B ��# B ��# B @ ��# B ` ��# B � Ç# B � χ# B � ۇ# B � �# B
�# B
��# B @
�># B `
�># B �
�># B �
�# B �
�# B �
#�# B /�# B ;�# B @ G�# B ` S�# B � _�# B � k�# B � w�# B � ��# B ��# B ��# B @ ��# B ` ��# B � ��# B � ͈# B � ڈ# B � �# B
�# B
��# B @
2?# B `
�# B �
�# B �
�# B �
(�# B �
??# B L?# B 5�# B @ B�# B ` O�# B � \�# B � i�# B � v�# B � ��# B ��# B ��# B @ ��# B ` ��# B � ĉ# B � �# B � �# B � � q$ � �# B �# B �# B @ -�# B ` @�# B � V�# B � i�# B � �# B � ��# B ��# B Ҿ# B @ �# B ` ��# B �
�# B � #�# B � 9�# B � L�# B a�# B {�# B @ ��# B ` ��# B � ��# B � ο# B � �# B � �# B �# B 0�# B @ C�# B ` X�# B � x�# B � ��# B � ��# B � �# B �# B ��# B @ �# B ` +�# B � C�# B � [�# B � s�# B � ��# B ��# B '�# B @ �=# B ` �=# B � �=# B � �=# B � �=# B � �=# B ># B ># B @ #># B ` /># B � ;># B � G># B � S># B � _># B k># B w># B @ �># B ` �># B � �># B � �># B � �># B � �># B 3�# B ?�# B @ K�# B ` W�# B � c�# B � o�# B � {�# B � ��# B ��# B ��# B @ ��# B ` ��# B � Ç# B � χ# B � ۇ# B � �# B
�# B
��# B @
�># B `
�># B �
�># B �
�# B �
�# B �
#�# B /�# B ;�# B @ G�# B ` S�# B � _�# B � k�# B � w�# B � ��# B ��# B ��# B @ ��# B ` ��# B � ��# B � ͈# B � ڈ# B � �# B
�# B
��# B @
2?# B `
�# B �
�# B �
�# B �
(�# B �
??# B L?# B 5�# B @ B�# B ` O�# B � \�# B � i�# B � v�# B � ��# B ��# B ��# B @ ��# B ` ��# B � ĉ# B � �# B � �# B � � }$ �$ B �$ B �$ B @ �$ B ` ��# � �X �� �$ � @ � �� � �$ � �$ B �$ �$ �� @ �$ � � ۯ � �$ �� � @ �� � �$ �� � �$ �$ � @
$ �� � [� � $ � "$ �� @ �� � 0$ W � �! L E$ c S$ � � �5 B �� B , B ' B _$ � ��! B u$ G �$ �$ �$ �$ �$ �$ �$ �$ $ $ ! "$ " /$ # <$ $ M$ % d$ & r$ ' �$ ( �$ * �$ , �$ - �$ / �$ 0 �$ 3 $ 4 ( $ 5 ? $ 6 P $ 7 ^ $ 8 { $ 9 � $ ; � $ < � $ ? � $ @ � $ B � $ C � $ E � $ F $ G $ H ) $ I 8 $ J I $ P U $ X d $ Y n $ ^ � $ _ � $ ` � $ a � $ h � $ i � $ s � $ v $ w $ x - $ y @ $ } U $ ~ i $ � { $ � � $ � � $ � � $ � � $ � � $ � $ � $ � # $ � 2 $ � @ $ � P $ � ` $ � � $ ��# �� �! L @ � _$ � $�# B $ - $ g $ � $ � � � $ B � "�# B � $ B �5 B ?�! � � $ � � $ B � 5�# B �5 B !$ "�
!$ B � >�# B �5 B L�# B 6 B !$ $� !!$ B *!$ � !� @!$ B @ N!$ B ` \!$ B � h!$ B � #� � %� � � �5 B t!$ B � $ '� � $ B � !$ B �5 B �!$ )� �!$ B � V�! B �� B �!$ B �5 B �1 B �!$ B �5 B �!$ +� �!$ B �!$ � (� *� @ ,� ` � �� B �5 B �!$ B �! B � $ .� � $ B � ��" B �5 B �!$ 0� �!$ B � 7�# B 6 B ?�# B �� B -� B {�
B
�!$ 2� �!$ B �!$ @ � /� 1� @ � B ` �# B � ��# B � �# B � %�# B � "$ B �5 B �5 B @ /"$ B ` ;"$ B � 3� � G"$ B � \"$ B � q"$ �"$ �"$
#$ /#$ ]#$ �#$ �#$ $$ '$$ N$$ s$$ � �5 B �$$ 5� �5 B ?�! 6� �5 B �$$ 7� {�
B � $ 8� � $ B � �5 B �$$ B "�! B 6 B � B �!$ :� �!$ B �$$ � 9� ;� @ �$$ B ` �$$ B � �$$ B � �$$ B � %$ $%$ W%$ �%$ �%$ �%$ �%$ -&$ c&$ �&$ �&$ �&$ '$ � �# B A'$ =� �7 >� � $ @� � $ B � �� B �5 B � �5 B "�! B �5 B �$$ ?� 6 B O'$ B� ['$ C� �!$ B g'$ � A� D� @ Gx B ` ?x B � |'$ B � �'$ B � �'$ �'$ �'$ �'$ *($ M($ m($ �($ �($ )$ R)$ s)$ �)$ �)$ � [N F� �5 B �$$ G� �5 B �$$ H� {�
B � $ I� � $ B � �� B �5 B � 6 B �)$ B �� B O'$ K� ['$ L� �!$ B � g� B �)$ B ��" B �!$ N� �!$ B � *$ B
*$ B y# B *$ P� )*$ B � �# B 2*$ B �# B C*$ R� N*$ B W*$ � J� M� @ O� ` Q� � S� � l*$ �*$ �*$ �*$ �*$ +$ 8+$ [+$ t+$ �+$ �+$ �+$ ',$ @,$ \,$ �,$ �,$ �,$ -$ --$ U-$ ~-$ �-$ �-$ � � � $
� I �5 .$ U� .$ 0.$
�5 B.$ S.$ c.$ �5 �- �# V� 6 � $ [� � $ � �� q.$ W� g� y.$ X� ��" �.$ Y� �!$ ]� �!$ � *$ �.$ � y# �.$ �!$ _� *$ `� �!$ �.$ Z� \� ^� @ a� ` �O � |'$ � �'$ � Z# b� E� T� <� &� -� 4� �.$ �.$
/$ � >�# B
�5 B
L�# B
6 B !$ l� !!$ B *!$ � !� @!$ B @ N!$ B ` \!$ B � h!$ B � #� � m� � � V�! B �� B �!$ B -/$ B �1 B �!$ B �5 B �!$ o� �!$ B �!$ � (� !$ B @ p� ` � �� B �5 B J/$ B 1�# B ^/$ B �5 B �!$ B �! B � $ r� � $ B � 7�# B h/$ B ?�# B t/$ B -� B {�
B
�/$ t� �/$ B �!$ @ � s� �/$ B @ �/$ B ` �# B � ��# B � �/$ B � �/$ B � 0$ B 0$ B g� B @ /"$ B ` ;"$ B � u� � G"$ B � \"$ B � $0$ �"$ �"$ B0$ /#$ ]#$ �#$ �#$ a0$ '$$ N$$ s$$ �0$ �0$ �0$ 1$
� �5 B H1$ z� �$$ w� �� B \1$ B �5 B
?�! x� �5 B �$$ y� {�
B � $ {� � $ B � �5 B �$$ B "�! B 6 B �!$ }� �!$ B �$$ � |� ~� @ �$$ B ` �$$ B � �$$ B � �$$ B � � �5 B "�! B �$$ ?� �5 B O'$ B� ['$ �� �!$ B g'$ � A� �� @ Gx B ` ?x B � |'$ B � �'$ B � n1$ �1$ �1$ � [N F� H1$ �� �$$ G� �5 B �$$ H� {�
B � $ �� � $ B � 6 B �)$ B �� A O'$ K� ['$ �� �!$ B � g� B �)$ B ��" B �!$ �� �!$ B � *$ B
*$ B y# B *$ �� )*$ B � �# B 2*$ B �# B C*$ �� N*$ B W*$ � �� �� @ �� ` �� � �� � 2$ 2$ I2$ e2$ 2$ �2$ �2$ �2$ 3$
� �5 q.$ �5 J3$ �5 T3$ ^3$ 6 �# �� � $ �� � $ � i3$ g� �!$ �� �!$ x3$ Z� �� �� @ ��" B ` � B � � �� B �3$ B J/$ B 1�# B ^/$ B �/" B �!$ B �! B � $ �� � $ B �3$ T � �� �/$ B @ �/$ B ` �# B � ��# B � �/$ B � �/$ B � 0$ B 0$ B g� B @ /"$ B ` ;"$ B � u� � ��! B � ��! 5^ � G"$ B ` \"$ B � �� �� �� � n� q� �� v� �3$ @ ��# �# @ 2�# � H�# � ��# յ @ �# ` h� � ?�! � i�# � � � �3$ G^ �� l $ �� @ �3$ L � �� �� �� � C. B �A B �4$ B �4$ B �4$ B �4$ B յ B �h B �4$ �4$ �� b �� $�# B �4$ �4$ (� � �4$ B 5$ B 5$ B 5$ B /5$ B I5$ B ]5$ �4$ �� b �� $�# B �4$ �4$ (� q5$ ( �5$ � �� F� �� "6$ ?6$ J6$ S6$ @ ]6$ ` g6$ �� �� M� � �# � �6$ � �6$ � �6$ �6$ @ �# ` �6$ �6$ �6$ �� 7$ �� 7$ �� $7$ 0 �� 37$ L @ �~ ` ��# F7$ c U7$ c @ b7$ 8 � �6$ �� 7$ �� u7$ @ P� B y� @ L B � ��# B � ' B � �L B � �� �7$
p L �7$ @ �L 8 � ��# 8 � ' � V � � �� � �7$ c � �� �= S
�� �7$ 8 ] � �7 �� @ D� 8 � �7$ 8 � �� �� �� �� �� �� 8$ �� B � B G� B @ � B `
�� �� �� 68$ Q8$ q8$ �8$ �8$ �8$ �8$ 9$ /9$ O9$
]9$ p9$ �9$ �9$ �9$ �9$ �9$ :$ 3:$ P:$ m:$
�:$ �:$ @ �:$ p �! L � � � �� � @ ߃ �X �� @ V � � �= S � �
6 @ �:$ 8 ` �� �:$ 0 �7 B �6 B �� @ Q7 H \& �� P c& � � p& B � FX B � �:$ B �:$ B ;$ � @ � �� P ;$ ( ' �6 � � B ^� B @ �$ B ` %;$ � � 3;$ � � B;$ � � � � Q;$ � � n$ � � �� � �� � `;$ � � �$ p;$ �;$ �;$ �5 W� �;$ ( ' �6 � � B ^� B @ �;$ B ` �;$ B � �;$ B � �;$ B � V� B � �;$ �5 �p �;$ @ ' �6 � � B �$ B @ �$ � ` �� B ` �$ � Q/ � v � � <$ � <$ � � � � �5 � � /<$ @ ' �6 � � B C<$ B @ Y<$ B ` m<$ � ��! � ! � � <$ B � �<$ B � �<$ B � �<$ B �<$ B �5 �� @ �<$ � �<$ ' �6 � � B
�� �� �� �� �� �� �� �� �� �� �� T=$ x ��# ��# @ ��# � �# � )�# �# @ �# � �# � �$ � �� d� �Z @ ͖ ` n=$ � z � �b" � �$ � �� �$ �$ @ �=$ ` ٷ � c$ � �=$ �=$ �=$ �=$ ;?$ P?$ m?$ �?$ �?$ �?$ �?$
@$ 3@$ X@$ o@$ �@$ �����@$ �@$ �@$ A$ !A$ DA$ aA$ ~A$ �A$ �A$ P� B \ @ � � Y �� � �A$ ( �! L � �� � �A$ ` h �� �A$ � @ ~e 8 � �' � � �� �� �� �� �� �B$ �B$ �B$ �� C$ C$ -C$ AC$ TC$ cC$ 8 �! L ' �� � vC$ 8 � ��! �� � }` �� M� @ j� � ( �C$ �C$ @ �C$ �- � �C$ �- � �C$ � �C$ P �� �� ��! �� u� @ �C$ �C$
D$ D$ �� �� �� RD$ [�
kD$ vD$ �D$ �D$ �D$ E$ � !E$ >E$ bE$ �E$ �E$ �E$ �E$ @ F$ � )F$ PF$ @uF$ �RD$ [�
kD$ vD$ �F$ NG$ $ 1� }` �� @ �� (� oG$ �G$
e �G$ @ �G$ @ Z �5 �G$ @ �G$ ` �* � �G$ � �G$ � �G$ W �G$ W @ �A �n � �G$ �� �
�� �� �� �! H }` W H$ �o @ �� +H$ �c# �c# �c# @ �c# ` ;H$ �
�� JH$ `H$ 8 jH$ 8 uH$ 8 �H$ 8 �H$ 8 �H$ 8 ( �H$ 8 0 �H$ 8 8 �H$ �� \J � @ �H$ 8 � �H$ 8 � I$ 0 I$ 8 &I$ 8 �* 7I$ @ ?I$ � LI$ � � QI$ � j5 gI$ uI$
� �I$ 0 �I$ � �I$ �I$ � � ��
� �� � � �I$ � j5 �I$ gI$ @ �I$ � 6& 0 �I$ P �I$
� � J$ 0 "J$ 8 �d @ .J$ H ?J$ P RJ$ X *" ` cJ$ � wJ$ �J$ ��! ��! �J$ � � T <�! ( E�! 0 �! 8 �! @ �J$ H N�! � P � c �J$ � j5 gI$ �J$
� )� �J$ 0 1� @ �J$ H K$ � K$ !K$ � 6K$ >K$ MK$ ( WK$ ( �! L lK$ �� � vK$ � �� � �� K$ @ �! L �K$ L � �K$ B �K$ � �K$ � 0 �K$ � @ �K$ � �s! � �K$ .x 8 �I$ �K$ �d 8 ?J$ 8 L$ 8 L$ 8 'L$ 8 :L$ 8 ( RL$ hL$ 8 vL$ 8 �L$ 8 �L$ 8 �L$ 8 �L$ 8 ( �L$ �� � � @ \J � p �L$ � � �] h �! W� @ M$ M$ 8 +M$ 8 9M$ 8 FM$ 8 UM$ 8 iM$ �� \J � @ uM$ �M$ � �M$ � � � � � � W� � �� � � � � �
� �M$ �M$ �M$ �M$ N$ a�" � ny" ~y" !N$ ) x T�" .� 2N$ � CN$ � 0 WN$ � @ gN$ � P yN$ � ` �N$ � p �N$ � � �N$ � � �N$ � � �N$ � � �N$ � ��# O$ � @ O$ � P 5O$ � ` LO$ � p dO$ � � |O$ � � �O$ � � �O$ � � �O$ � � �O$ � � �O$ � � �O$ � � �O$ � P$ � P$ B P$ � @ �k � P 1P$ � ` { � p AP$ B � RP$ B � cP$ W � sP$ �P$ � @ �P$ � P �P$ � ` : � p �P$ � �P$ t z @ �P$ � �P$ �P$ Q$ &Q$ HQ$ kQ$ �Q$ �Q$ �Q$ �Q$ �Q$
R$ <R$ ]R$
R$ �R$ �R$ �R$ �R$ S$ S$ =S$ [S$ uS$ �S$ �S$ �S$ �S$ �S$ �S$ T$ )T$ ;T$ TT$ ! mT$ " �T$ # �T$ $ �T$ % �T$ & �T$ ' �T$ ( U$ ) 6U$ * LU$ + jU$ , �U$ - �U$ . �U$ / �U$ 0 V$ 1 V$ 2 <V$ 3 VV$ 4 pV$ 5 �V$ 6 �V$ 7 �V$ 8 �V$ 9 �V$ : W$ ; W$ < 0W$ = OW$ > mW$ ? �W$ @ �W$ A �W$ B �W$ C �W$ D �W$ E X$ F 0X$ G UX$ H yX$ I �X$ J �X$ K �X$ L �X$ M �X$ N Y$ O Y$ P )Y$ Q <Y$ R MY$ S hY$ T �Y$ U �Y$ V �Y$ W �Y$ X �Y$ Y �Y$ Z Z$ [ )Z$ \ @Z$ ] UZ$ ^ lZ$ _ �Z$ ` �Z$ a �Z$ b �Z$ c �Z$ d �Z$ e [$ f [$ g :[$ h N[$ i d[$ j x[$ k �[$ l �[$ m �[$ n �[$ o �[$ p �[$ q \$ r 4\$ s K\$ t b\$ u }\$ v �\$ w �\$ x �\$ y �\$ z ]$ { *]$ | I]$ } `]$ ~ |]$ �]$ � �]$ � �]$ � �]$ � ^$ � ^$ � 6^$ � M^$ � h^$ � �^$ � �^$ � �^$ � �^$ � �^$ � _$ � !_$ � >_$ � T_$ � k_$ � �_$ � �_$ � �_$ � �_$ � �_$ � `$ � *`$ � A`$ � X`$ � u`$ � �`$ � �`$ � �`$ � �`$ � �`$ � a$ � a$ � +a$ � Ea$ � ma$ � �a$ � �a$ � �a$ � b$ � b$ � /b$ � Ob$ � ob$ � �b$ � �b$ � �b$ � �b$ � �b$ � �b$ � c$ � +c$ � Ic$ � ac$ � {c$ � �c$ � �c$ � �c$ � �c$ � d$ � +d$ � Rd$ � |d$ � �d$ � �d$ � �d$ � �d$ � e$ � $e$ � <e$ � Se$ � je$ � �e$ � �e$ � �e$ � �e$ � �e$ � �e$ � f$ � -f$ � Gf$ � bf$ � yf$ � �f$ � �f$ � �f$ � �f$ � �f$ � g$ � g$ � 'g$ � Tg$ � ig$ � �g$ � �g$ � �g$ � �g$ � �g$ � %h$ � 6h$ � Ih$ � gh$ � h$ � �h$ � �h$ � �h$ � �h$ � �h$ � i$ � )i$ � <i$ � Qi$ � fi$ � }i$ � �i$ � �i$ � �i$ � �i$ � �i$ � j$ � 5j$ � Lj$ � ^j$ � |j$ � �j$ � �j$ �j$ �j$ �j$
k$ %k$ =k$ Vk$ jk$ �k$ �k$
�k$ �k$ �k$
l$ l$ 3l$ Gl$ _l$ }l$ �l$ �l$ �l$ �l$ �l$ m$ 'm$ Cm$ _m$ wm$ �m$ �m$ �m$ �m$ ! �m$ " n$ # !n$ $ Gn$ % dn$ & �n$ ' �n$ ( �n$ ) �n$ * �n$ + o$ , o$ - 7o$ . Oo$ / fo$ 0 �o$ 1 �o$ 2 �o$ 3 �o$ 4 �o$ 5 p$ 6 (p$ 7 Ap$ 8 Zp$ 9 tp$ : �p$ ; �p$ < �p$ = �p$ > �p$ ? q$ @ +q$ A Gq$ B bq$ C |q$ D �q$ E �q$ F �q$ G �q$ H �q$ I
r$ J r$ K 5r$ L Pr$ M kr$ N �r$ O �r$ P �r$ Q �r$ R s$ S s$ T 5s$ U Js$ V es$ W }s$ X �s$ Y �s$ Z �s$ [ �s$ \ t$ ] t$ ^ 0t$ _ Gt$ ` ht$ a �t$ b �t$ c �t$ d �t$ e �t$ f u$ g 7u$ h Nu$ i ku$ j �u$ k �u$ l �u$ m �u$ n �u$ o v$ p 2v$ q Qv$ r xv$ s �v$ t �v$ u �v$ v �v$ w w$ x ,w$ y Cw$ z ew$ { �w$ | �w$ } �w$ ~ �w$ �w$ � x$ � 2x$ � Px$ � ox$ � �x$ � �x$ � �x$ �� �x$ �x$ �x$ y$ )y$ Fy$ fy$ �y$ �y$ �y$ �y$ z$ 6z$ Zz$ z$ �z$ @ �z$ � {$ E{$ g{$ �{$ �{$ �{$ |$ @ '|$ � Y|$ �|$ �|$ �|$ }$ ,}$ K}$ 4� 5� T}$ @ _}$ 8 ` o}$ 8 h }}$ +� �}$ �}$ �}$ �}$ �}$ 8 ~$ 8 (~$ 8� ;~$ @ P~$ ` g~$ 8 � z~$ �~$ 8 �~$ �z �� �~$ �~$ 8 �~$ 8 �~$ , \� )� $ @ $ ` *$ � ;$ � Q$ � Y$ � f$ x$ �$ @
<� �$ �$ 8 �$ 8 �$ �$ s�! B x�! B �$ h 6 B !�$ L @ .�$ L � 6� @ >�$ >� � a� 7� � �" 9� F� :� � I�$ ;� � R�$ ?� � ]�$ 3� f�$ y�$ ��$ ��$ ��$ ˀ$ �$ �$ � �$ �����$ 0�$ F�$ X�$ � m�$ B v�$ B ��$ B @ ��$ B ` B � ��$ B � ��$ �� � ��$ B � ��$ 0 � �3 B @ � ` ȁ$ � � W � e�
�� j5 B @ Ӂ$ D �� B �$ B �$ B @ ��$ B ` ��$ B � ��! B � s�! B � x�! B � ��! � ��! � �$ � �$ � 0 �$ @ �$ B ` ny" B � ~y" B � +�$ B � 0�$ B � 5�$ B C�$ � U�$ W f�$ B @ |�$ W � ��$ � ��$ W ��$ W @ ��$ W � Ƃ$ W � ݂$ F� �$ W @ ��$ W � �$ W � �$ W ζ H� @ (�$ E� � 5�$ E� @ A�$ E� �! T�$ @# l�$ W �# |�$ W �# ��$ W $ ��$ B @$ ��$ W �$ E� σ$ � �� M� @
/ K� L� �$ ( a[ N� �$
� @ ��$ � �$ � �' R� J� I�
P� Q� �$ M � }` �� #�$ O� @ .�$ k� 8�$ l� @ D�$ m� � _i m� � N�$ m� X�$ m� @ d�$ m� � q�$ � � �� � ��$ G� ~�$ U� �( ��$ [� + ��$ \� �, ��$ n� @- ��$ `� �- ��$ <� �- $ W @/ ΄$ c� �/ ۄ$ B @6 �$ B `6 �$ 8 �6 ��$ B �6 �$ B �6 &�$ B �6 6�$ B 7 f" B 7 !f" B @7 F�$ A �7 U�$ 8 �7 o�$ 8 �7 ��$ B �7 ��$ B 8 ��$ 8 8
$ B @8 Ѕ$ 8 `8 ߅$ B �8 �$ l� �8 �$ � : �$ 8 @: %�$ 8 H: ,�$ B `: B�$ B �: T�$ B �: c�$ B �: o�$ �: |�$ 8 �: ��$ 8 �: ��$ ; Ć$ K < q� @< f�! @= ن$ `= �$ B �= �$ B �= "�$ B �= ;�$ B �= T�$ B > n�$ B > ��$ B @> ��$ B `> ��$ B �> ͇$ � �> ڇ$ D� �> �$ h� `C ��$ � �C �$ �D �$ �D �$ �D #�$ �D 3�$ E A�$ E P�$ @E c�$ 8 �H r�$ �H ��$ �I O� ��$ X ~�
T� ��$ � L� ��$
H $ B ӈ$ W @ ߈$ W � �$ �� � ��$ �� � �$ �� �$ V� @ 8�$ V� � P�$ X� � c�$ Y� @� p�$ � , B �w ^� W� S� ��$ ��$ 8 ��$ 8 ��$ � ��$ I � ��$ I � lj$ I � ։$ 0 �$ W ��$ B @ �$ Z� ` ��$ �$ B sz � @ �� � � �$ �� B �� B ]� 5�$ D�$ Y�$ m�$ ��$ \! B Xg 8 ��$ 8 ( ��$ \� B )� B ��$ B @ ��$ $ \� B Ɋ$ B Ҋ$ B @ $ a� ` � a� � ފ$ � �$ b� �$ b� �$ b� @ �$ b� ` '�$ b� � 3�$ b� � ?�$ T�$ a� B @
d� b�$ T�$ a�
f� �$ s�$ B .x 8 V � @ ��$ � 0 ��$ p� ��$ r� @ �3! t� � ��$ p� � 92! p� ŋ$ p� @ ܋$ v� � �$ x� � ��$ z� �$ |� @ �$ p� � '6! ~� � F6! �� -5! �� @ D5! �� � 9�$ �� � L�$ �� `�$ p� @ �3! �� � �3! �� � �3! �� x�$ p� @ ��$ p� � ��$ p� � Č$ p� ތ$ �� @ �2! �� � �3! �� � �$ �� �$ �� @ �8! �� � �$ p� � 8�$ �� W8! �� @ 5! �� � N�$ �� � �7! �� \�$ �� @ EQ p� � s�$ �� � �) ��
�8! �� @
�� p� �
�� p� �
|�$ �� ��$ p� @ ��$ p� � ��$ p� � ��$ p� ��$ p� @ �5! �� � э$ p� � ߍ$ p�
��$ p� @
�$ �� �
�$ �� �
$�$ p� 2�$ p� @ L�$ p� � d�$ p� � ��$ �� ��$ �� @ ��$ �� � ��$ �� � Ў$ p� �$ �� @ �$ �� � �$ �� � )�$ p�
5! �� @ ?�$ p� � [�$ p� � p�$ p� ��$ �� @ �6! �� � �2! �� � �2! �� �2! �� @ 4! �� � 8! �� � ��$ �� ��$ �� @ ��$ �� � ؏$ �� � �$ �� �$ p� @ �$ p� � {8! �� � +�$ p� >�$ �� @ M�$ �� � \�$ p� � g�$ p� q�$ �� @ ��$ �� � ,z! p� � ��$ p� ��$ p� @ ��$ �� � Ր$ �� � �$ �� �$ �� @ �$ �� � 3�$ �� � 8! �� (8! �� @ �6! p� � G�$ �� � W�$ �� j�$ p� @ }�$ p� � q� �� � ��$ �� �5! �� @ ��$ p� � ��$ �� � ё$ �� �$ �� @ ��$ p� � �$ �� � �$ �� *�$ �� @ 7�$ �� � H�$ �� � j�$ �� {�$ �� @ ��$ p� � ��$ �� � ��$ �� ג$ p� @ �8! �� � �$ �� � ��$ �� ! �$ �� @!
i� j� e� g� ��
P� o�
P� � B q�
�� P� s�
P� |� / u�
P� |� / � w�
P� |� B y�
P� �� � B {�
P� |� �� }�
P� �� �� �
P� / ��
P� � ��
P� 8 ��
P� 8 ��
P� X� W � ��
P� � ��
P� B ��
8 P� ��
P� �� ��
P� �� <� ��
P� � � ��
P� �� ��
P� � � � � ��
P� � B� C� ��
P� �� ��
P� ��
P� ��
P� � ��
P� �� ��
P� 1� B � ��
P� 1� � ��
P� c ��
P� 2� ��
P� B� B ��
P� �� ��
B P� ��
P� c ��
P� 8 ��
P� � ��
P� �� ��
_� P� ��
P� _� ��
P� |� � � ��
P� |� B B 8 ��
P� A� ��
> P� / ��
P� ��
@ P� ��
@ P� W > ��
P� q� ��
@ P� W ��
P� W B ��
P� �� �� ��
P� �� 0� �� 2 +�$ ?�$ S�$ e�$ w�$ ��$ ��$ ��$ ��$ ֓$ �$
�$ �$ 0�$
E�$ Z�$ o�$ ��$ ��$ ��$ Ӕ$ �$ �$ $�$ @�$ X�$ r�$ ��$ ��$ ��$ Օ$ �$ �$ �$ ! .�$ " H�$ # b�$ $ t�$ % ��$ & ��$ ' ��$ ( ˖$ ) �$ * ��$ + �$ , ?�$ - `�$ . ��$ / ��$ 0 ʗ$ 1 �$ �� ��$ �$ -�$ B�$ [�$ r�$ ��$ ��$ ��$ ɘ$ Ϙ$ W� ט$ B �$ @ �$ H �$ P �$ X �� �$ 2 � � �� 5�$ ^ A�$ � � S�$ � � e�$ � u�$ � ��$ � ��$ � ��$ � ��$ � ҙ$ W� � ݙ$ � � �$ � ��$ �
�$ � �$ "�$ 7�$ � E�$ 0 O�$ 8 d�$ � @ t�$ P ��$ X ��$ ` ��$ h ��$ p ��$ x К$ � �$ � ��$ � � �$ � $�$ � 6�$ � � E�$ � W�$ � i�$ � � x�$ � ��$ � ��$ � � ��$ �� ɛ$ B ޛ$ �$ �� ( ��$ � @ �$ � P �$ W� ` !�$ W� � /�$ W � <�$ W � K�$ l� ,�
�� =�
�� Y�$ .x 8 o� B p�$ � \� B )� B , B @ ��$ 8 ` ��$ �� � �� ��$ N�! W� ��$ W� ��$ T М$ �� ڜ$ �� � �$ �� �$ �� �
��$ �� �$ �� � �$ �� �$ �� � (�$ �� $ 3�$ �� �( ?�$ �� - M�$ �� �1 W�$ �� 6 b�$ �� �: m�$ \ ��$ �� ��$ B �: ��$ B �: ��$ ɘ$ Ϙ$ W� ט$ B �$ @ �$ H �$ P �$ X ��$ �� ȝ$ $ �$ �$ �$ ,�$ >�$ N�$ [�$ i�$ w�$ ��$ /9 ��$ ��$ �� H ��$ ��$ ט$ � ��$ Ϙ$ �� ( ��$ �� @ ʞ$ �� @ �� מ$ �� Q� B �L B � B @ �$ �� �# B �L B ��$ �� �$ �� �$ �$ $�$ /�$ <�$ G�$ R�$ ^�$ n�$ ~�$ ��$ ��$ ��$ ʟ$ ݟ$ �$ �$ �$ &�$ 2�$ A�$ { S�$ �� g�$ �� ` o�$ � � v�$ � � ��$ �� � � ��$ B ��$ �� ��$ W ` ��$ W � Ϡ$ � � ۠$ � � �$ � ��$ � �$ � �$ � 0 �$ � @ (�$ � P 5�$ � ` B�$ � p O�$ B � X�$ � � f�$ � � ~�$ B � ��$ � � ��$ � � ��$ ¡$ �� ͡$ � ۡ$ � 0 �$ � @ ��$ � P �$ � ` �$ � p 1�$ � � ?�$ �_ � L�$ �! � Z�$ �! @ h�$ �! � x�$ W @
��$ �! �
��$ � ��$ �
��$ �
��$ � @
Ţ$ � P
Ԣ$ W� `
ߢ$ � �
�$ �
��$ �
�$ � �
�$ � �
*�$ � �
A�$ � �
Y�$ � �
e�$ � �
r�$ � ~�$ � ��$ � ��$ � 0 ��$ � @ ��$ � P ��$ � ` ɣ$ � p ݣ$ � � �$ � � ��$ � � �$ � � !�$ � 2�$ � D�$ � W�$ � d�$ � � {�$ � � ��$ � ��$ � ��$ W� ̤$ W� 0 ڤ$ � @ �$ �� �$ �� ` ��$ �� � �$ � �$ � � %�$ � ` +�$ W� � 8�$ W� � H�$ � � Q�$ � � Z�$ � � b�$ W� q�$ W� ~�$ � ��$ � 0 ��$ � @ ��$ � P ��$ � ` ѥ$ � p �$ � � ��$ � � �$ B � �$ �� � 1�$ �� C�$ �� � U�$ �� � g�$ � @ x�$ � P ��$ ` ��$ h ��$ � p ��$ � � Ʀ$ � � צ$ �� � �$ � ` ��$ � p �$ � � 0�$ � � K�$ � � Z�$ � � j�$ � � ��$ � � �! "� � ��$ � � ��$ � � ��$ � ʧ$ � ڧ$ � �$ � ��$ �$ '�$ W� 2�$ � @�$ 0 J�$ 8 _�$ � @ m�$ P w�$ X ��$ � ` ��$ p ��$ x ��$ � � ɨ$ � ը$ � �$ � ��$ � �$ � �$ � %�$ � <�$ � S�$ � � g�$ � y�$ � ��$ � � ��$ ��$ ��$ � ͩ$ �$ ( ��$ � 0 �$ � @ �$ B @ 3�$ ` @�$ �� h K�$ � � [�$ � � h�$ W� � v�$ W� � ��$ W � ��$ W ��$ ` ��$ h ��$ � p ª$ B � ժ$ B � �$ "� � ʞ$ �� � �� �� �� �� ��$ � ` �$ �
�$ � ` !�$ � p 8�$ � � M�$ � � `�$ � � t�$ � ��$ � ��$ � ��$ � ��$ � � ˫$ � � ۫$ � � �$ � ��$ � �$ � �$ � 0 0�$ B @ @�$ � ` M�$ � p b�$ � � w�$ � � ��$ B � Ϙ$ �� � ʞ$ �� � ��$ � ( | ��$ ��$ Ҭ$ ڬ$ �$ �$ ( �$ 0 #�$ �� 8 .�$ � P @�$ � ` P�$ � p j�$ B � ~�$ B � ��$ B � ��$ B � ��$ B ۭ$ �$ ( �$ 0 �$ 8 �$ @ 3�$ H C�$ P @�$ �� X R�$ � p d�$ � � t�$ � � ��$ B � ��$ B � ��$ B � ʮ$ B �$ B ��$ B @ �$ ` %�$ h 7�$ � p ?�$ B � M�$ B � V�$ B � ʞ$ �� � _�$ � |�$ ��$ ��$ ̯$ �$ ��$ !�$ >�$ ]�$ �$ ��$ Ű$
�$ �$ �$
8�$ M�$ , �� �3 �� f�$ B t�$ B @ Z � ` )� �� ` \� �� ` ��$ � �� �3 �� , B )� � @ \� � @ ��$ � � �� -
� � ( ��$ B 8 ʱ$ B X � x ��! B � T�$ � ڱ$ � � �$ � � �$ � � �$ � � '�$ � � x$ � �3 � A�$
� p l�$ � � T�$ � e� �
� g�
� g� �
� g�
� g�
� g�
� 1^
� `�$ Kq B � @
� �
� �� G� /� E� �� �� � � �� U� � c� �� `� ��$ ��$ B ��$ B Ȳ$ B @ ֲ$ B ` �$ B � �$ B � �$ �$ �$ -�$ =�$ K�$ B Z�$ 4 � � �� �$ �� ��$ � ��$ � 0 ��$ @ ʧ$ H q�$ P ��$ X ��$ ` ��$ h �$ p '�$ x 2�$ � � @�$ � J�$ � _�$ � � m�$ � w�$ � ��$ � � ��$ � ų$ � ۳$ � � �$ � ��$ � �$ �$ �$ ��$ �$ �$ ( !�$ 0 *�$ 8 7�$ @ ?�$ H G�$ P O�$ X %�$ ` <�$ h S�$ � p Z�$ � r�$ � ��$ � � g�$ � y�$ � ��$ � � ��$ � ��$ � ƴ$ � � K�$ � � [�$ � � ״$ B �$ 2� �$ ? � � �� �$ �� ��$ � ��$ � 0 ��$ @ ʧ$ H q�$ P ��$ X ��$ ` ��$ h �$ p '�$ x 2�$ � � @�$ � J�$ � _�$ � � m�$ � w�$ � ��$ � � ��$ � ų$ � ۳$ � � �$ � ��$ � �$ �$ �$ ��$ �$ �$ ( !�$ 0 *�$ 8 7�$ @ ?�$ H G�$ P O�$ X %�$ ` <�$ h S�$ � p Z�$ � r�$ � ��$ � � g�$ � y�$ � ��$ � � ��$ � ��$ � ƴ$ � � K�$ � � [�$ � � ״$ B ��$ ��$ ( ��$ � 0 ��$ @ �$ H �$ � P �$ W� ` '�$ � @�$ � Z�$ � h�$ � �$ �� � v�$ ��$ B ��$ B [� B @ ��$ B ` �$ B � ��$ B �
�$ /�$ <�$ $�$ �$ ��$ ͵$ ۵$ �$ R�$ &�$ 2�$ A�$ Ϙ$ S�$ �� g�$ �� ` ��$ 7� � � ��$ B ��$ �� ��$ W ` ��$ W � ��$ W � �$ W Ϡ$ � ` ۠$ � p �$ � � ��$ � � �$ � � �$ � � �$ � � (�$ � � �$ � � ,�$ � � B�$ � :�$ � H�$ � V�$ � 0 O�$ B @ X�$ � ` f�$ � p ~�$ B � `�$ B � m�$ � � ��$ � � ��$ � ��$ �� � ��$ ��$ ��$ ¡$ g�$ � ȶ$ � 0 ͡$ � @ ۡ$ � P �$ � ` ��$ � p �$ � � �$ � � 1�$ :� � ?�$ �_ `
L�$ �! ` Z�$ �! � h�$ �! ` x�$ W � ٶ$ �!
�$ �! �
��$ �! �$ �! � ��$ � �$ �R )�$ � � 7�$ W� � ��$ � � ��$ � H�$ W X�$ W ` g�$ � � z�$ � � ��$ � � Ţ$ � � ��$ � � Ԣ$ W� � ߢ$ � �$ ��$ ��$ ��$ �� ( ��$ @ ��$ H @�$ W� P з$ W� ` ݷ$ W� p �$ � � �$ � � �$ � � *�$ � � A�$ � � Y�$ � � e�$ � � r�$ � ~�$ � �$ � �$ � 0 ��$ � @ ��$ � P �$ � ` �$ � p .�$ � � 9�$ � � ��$ � � ɣ$ � � ݣ$ � � �$ � � ��$ � � �$ � � D�$ D�$ !�$ 2�$ d�$ � {�$ � 0 ��$ � @ ��$ � P ��$ W� ` ̤$ W� p ڤ$ � � �$ �� @ O�$ �� � ��$ �� �$ � ` �$ � � %�$ � � +�$ W� � 8�$ W� � H�$ � � Q�$ � �$ B �$ �� @ 1�$ �� � C�$ �� U�$ �� ` ��$ � ��$ � ��$ � � ��$ � � Ʀ$ � � ]�$ B צ$ �� ~�$ � � ��$ � � ��$ � � ��$ � � ��$ � ѥ$ � �$ � ��$ � 0 r�$ B @ o�$ �W ` Z�$ � �! �� �$ � ��$ � ! ��$ � 0! ��$ @! ʧ$ H! q�$ P! ��$ X! ��$ `! ��$ h! �$ p! '�$ x! 2�$ � �! @�$ �! J�$ �! _�$ � �! m�$ �! w�$ �! ��$ � �! ��$ �! ų$ �! ۳$ � �! �$ �! ��$ �! �$ " �$ " �$ " ��$ " �$ " �$ (" !�$ 0" *�$ 8" 7�$ @" ?�$ H" G�$ P" O�$ X" %�$ `" <�$ h" S�$ � p" Z�$ �" r�$ �" ��$ � �" g�$ �" y�$ �" ��$ � �" ��$ �" ��$ �" ƴ$ � �" K�$ � �" [�$ � �" ״$ B # |�$ # ��$ (# ��$ 0# ��$ 8# �$ �� @# ʞ$ �� @$ 8� ��$ 9� , Ѹ$ � �$ � ��$ � �$ � 0 �$ � @ 0�$ � P ʞ$ �� ` B�$ <� @ T�$ � _�$ � j�$ � v�$ � 0 ��$ � @ ��$ � P ��$ � ` ��$ � p ��$ � � ��$ � � �$ � � ȹ$ � � ��$ � � ֹ$ � � $ � � �$ � � �$ � ��$ � �$ � !�$ � 0 ʞ$ �� @ �$ >� ` �$ �R
�$ � � !�$ � � 8�$ � � M�$ � � `�$ � � t�$ � ��$ � ��$ � ��$ � ��$ � ˫$ � ۫$ � #�$ � 0 ��$ � @ 2�$ � P D�$ � ` �$ � p V�$ � � i�$ � � |�$ � � v�$ � � 0�$ B � ��$ � ��$ � @�$ � � ʞ$ �� ��$ @� h �$ �R ��$ � � !�$ � � Ժ$ � � M�$ � � `�$ � � t�$ � ��$ � ��$ � ��$ � ��$ � ˫$ � ۫$ � #�$ � 0 ��$ � @ 2�$ � P D�$ � ` �$ � p V�$ � � i�$ � � |�$ � � v�$ � � 0�$ B � ��$ � ��$ � @�$ � � �$ � �$ � %�$ .�$ ( 8�$ W� 0 ʞ$ �� @ ��$ B� l �$ �R
�$ � � !�$ � � 8�$ � � M�$ � � `�$ � � t�$ � ��$ � ��$ � ��$ � ��$ � ˫$ � ۫$ � #�$ � 0 ��$ � @ 2�$ � P D�$ � ` �$ � p V�$ � � i�$ � � |�$ � � v�$ � � 0�$ B � ��$ � ��$ � @�$ � � ��$ B M�$ � b�$ � 0 w�$ � @ C�$ � P ʞ$ �� ` O�$ D� $ x �$ �R ��$ � � !�$ � � Ժ$ � � M�$ � � `�$ � � t�$ � ��$ � ��$ � ��$ � ��$ � ˫$ � ۫$ � #�$ � 0 ��$ � @ 2�$ � P D�$ � ` �$ � p V�$ � � i�$ � � |�$ � � v�$ � � 0�$ B � ��$ � ��$ � @�$ � � M�$ � b�$ � w�$ � �$ � 0 �$ � @ %�$ P .�$ X h�$ B ` ��$ � ʞ$ �� � t�$ F� , ��$ � ��$ � ��$ � ��$ � 0 ��$ @ Ϙ$ �� H ʞ$ �� ` ��$ H� Ȼ$ һ$ ݻ$ � �$ L� ʞ$ �� I� �$ K� / � ��$ ��$ Ҭ$ ڬ$ �$ �$ ( .�$ � 0 @�$ � @ P�$ � P j�$ B ` ~�$ B � ��$ B � ��$ B � ��$ B � �$ �$ &�$ .�$ D�$ X�$ ( h�$ � 0 z�$ � @ ��$ � P ��$ B ` ��$ B � ̼$ B � �$ B � ��$ B � ۭ$ �$ �$ �$ �$ 3�$ ( R�$ � 0 d�$ � @ t�$ � P ��$ B ` ��$ B � ��$ B � ʮ$ B � �$ B � ��$ B �$ %�$ ( 7�$ � 0 ʞ$ �� @ _�$ N� �$ +�$ I�$ g�$ ��$ ��$ ܽ$ �$ +�$ T�$ p�$ ��$
��$ $ ��$
#�$ ?�$ g�$ ��$ ��$ ǿ$ ��$ � � �� -
� � ( ��$ B 8 ʱ$ B X � x ��! B � T�$ � ڱ$ � � �$ � � �$ � � �$ � � '�$ � � x$ � �3 � A�$
� p l�$ � � T�$ ;� d� � f� f� � f� f� f�
1^
X� ;� ?� � Q� 5� M� 8� G� E� C� A� 3� 4� 5�$ D�$ U�$ f�$ w�$ ��$ ɘ$ ט$ �$ �$ �$ ( �$ 0 ��$ 8 ��$ @ ( � �� �$ j� ��$ �$ ( �$ 0 �$ 8 ��$ @ ʧ$ H q�$ P ��$ X ��$ ` ��$ h @�$ p '�$ x 2�$ � � @�$ � J�$ � _�$ � � m�$ � w�$ � ��$ � � ��$ � ų$ � ۳$ � � �$ � ��$ � ״$ B �$ �$ ( �$ 0 ��$ 8 �$ @ �$ H !�$ P *�$ X 7�$ ` ?�$ h G�$ p �$ x �$ � �$ � ��$ W� � %�$ � <�$ � S�$ � � Z�$ � r�$ � ��$ � � g�$ � y�$ � ��$ � � ��$ ��$ ��$ � �$ B 3�$ @ �$ �� H K�$ � ` �$ � p h�$ W� � v�$ W� � ��$ W � ��$ W �$ � @ h� X� g� @ 6� � � G� � � �$ B � +�$ k� � 5�$ n� l� =�$ m� ��$ ɘ$ ט$ �$ �$ �$ ( �$ 0 ��$ 8 ��$ p� L�$ ��$ ��$ r� 4 ��$ ��$ ט$ ��$ ��$ u� s� מ$ t� Z�$ h�$ u�$ ��$ ��$ ( ��$ �� ��$ �� � ��$ x� �$ /�$ <�$ G�$ �$ �$ �$ ��$ ��$ ͵$ ۵$
�$ �$ R�$
&�$ 2�$ A�$ Ϙ$ S�$ �� g�$ �� ` o�$ � � v�$ � � ��$ {� �$ �$ &�$ /�$ ;�$ H�$ U�$ a�$ n�$ {�$ ��$
��$ ��$ ��$ ��$ � ��$ � ��$ � � � ��$ B ��$ �� ��$ W ` ��$ W � ��$ W � �$ W ��$ � ` ��$ � � ��$ �W � O�$ B @ ��$ ` �$ �� h �$ B � 5�$ � � C�$ � � צ$ B � T�$ �� l�$ � P ~�$ B ` `�$ B � m�$ � � ��$ � � g�$ � � ȶ$ � � ��$ � � ��$ � � ��$ ��$ �� ͡$ � ۡ$ � 0 �$ � @ ��$ � P �$ � ` �$ � p ~�$ � � ��$ � � ��$ � � ��$ � � ��$ � � ѥ$ � � �$ � � ��$ � � 1�$ �� ?�$ �_ ` L�$ �! ` Z�$ �! � h�$ �! ` x�$ W � ٶ$ �! �$ �! � ��$ �! �$ �! � ��$ �! ��$ �! � ��$ B ��$ �� @ �$ �� 7�$ W� � ��$ � � ��$ � � ��$ � ��$ � H�$ W @ X�$ W � g�$ � � z�$ � � ��$ � � �$ � ��$ � ��$ �$ �$ <�$ `� J�$ B \�$ 5^ @ l�$ � � w�$ � � ��$ � � ��$ � � ��$ � ��$ � ��$ B ��$ � @ ��$ � P ��$ �� ` �$ �_ ��$ @�$ �� �$ W� (�$ �� @ <�$ �� ` Q�$ � � d�$ � � з$ W� � ݷ$ W� � �$ � � Y�$ � � e�$ � � w�$ �W ��$ � � ɣ$ � � ݣ$ � � �$ � � ]�$ � � ��$ � � �$ � �$ � D�$ D�$ ( !�$ 0 2�$ 8 d�$ � @ {�$ � P ��$ � ` ��$ � p ��$ W� � ��$ � ̤$ � ڤ$ � � �$ �� `! O�$ �� �! ��$ �� " �$ � �" ��$ y� # �$ � @$ %�$ � % +�$ W� % 8�$ W� 0% H�$ � @% Q�$ � `% Z�$ � �% b�$ W� �% q�$ W� �% �$ B �% �$ �� �% 1�$ �� @& C�$ �� �& U�$ �� ' ��$ `' ��$ h' ��$ � p' ��$ � �' �$ � �' �$ B �' *�$ B �' 4�$ B �' ?�$ B ( J�$ � ( R�$ � 0( e�$ �� @( q�$ �� @) �$ �� * ��$ . �$ . �$ . �$ `� . ��$ . ʧ$ (. q�$ 0. ��$ 8. ��$ @. ��$ H. @�$ P. '�$ X. 2�$ � `. @�$ p. J�$ x. _�$ � �. m�$ �. w�$ �. ��$ � �. ��$ �. ų$ �. ۳$ � �. �$ �. ��$ �. ״$ B �. �$ / �$ / �$ / ��$ / �$ / �$ (/ !�$ 0/ *�$ 8/ 7�$ @/ ?�$ H/ G�$ P/ �$ X/ �$ `/ �$ h/ ��$ W� p/ %�$ �/ <�$ �/ S�$ � �/ Z�$ �/ r�$ �/ ��$ � �/ {�$ � �/ ��$ � �/ ��$ �/ ��$ �/ ��$ � �/ �$ B 0 3�$ 0 �$ �� (0 K�$ � @0 �$ � P0 h�$ W� `0 v�$ W� �0 ��$ W �0 ��$ W �0 ��$ 1 ��$ (1 ��$ W� 01 y�$ @1 �$ � �1 ʞ$ �� 3 � |�
�� B
q� ��$ �� � ` ��$ B ��$ �� ��$ W ` ��$ W � ��$ W � �$ W ��$ � ` ��$ � � ��$ �W � O�$ B @ ��$ ` �$ �� h �$ B � 5�$ � � C�$ � � צ$ B � T�$ �� l�$ � P ~�$ B ` `�$ B � m�$ � � ��$ � � g�$ � � ȶ$ � � ��$ � � ��$ � � ��$ ��$ �� ͡$ � ۡ$ � 0 �$ � @ ��$ � P �$ � ` �$ � p ~�$ � � ��$ � � ��$ � � ��$ � � ��$ � � ѥ$ � � �$ � � ��$ � � 1�$ �� ?�$ �_ ` L�$ �! ` Z�$ �! � h�$ �! ` x�$ W � ٶ$ �! �$ �! � ��$ �! �$ �! � ��$ �! ��$ �! � ��$ B ��$ �� @ �$ �� 7�$ W� � ��$ � � ��$ � � ��$ � ��$ � H�$ W @ X�$ W � g�$ � � z�$ � � ��$ � � �$ � ��$ � ��$ �$ �$ <�$ `� J�$ B \�$ 5^ @ l�$ � � w�$ � � ��$ � � ��$ � � ��$ � ��$ � ��$ B ��$ � @ ��$ � P ��$ �� ` �$ �_ ��$ @�$ �� �$ W� (�$ �� @ <�$ �� ` Q�$ � � d�$ � � з$ W� � ݷ$ W� � �$ � � Y�$ � � e�$ � � w�$ �W ��$ � � ɣ$ � � ݣ$ � � �$ � � ]�$ � � ��$ � � �$ � �$ � D�$ D�$ ( !�$ 0 2�$ 8 d�$ � @ {�$ � P ��$ � ` ��$ � p ��$ W� � ��$ � ̤$ � ڤ$ � � �$ �� `! O�$ �� �! ��$ �� " �$ � �" ��$ y� # �$ � @$ %�$ � % +�$ W� % 8�$ W� 0% H�$ � @% Q�$ � `% Z�$ � �% b�$ W� �% q�$ W� �% �$ B �% �$ �� �% 1�$ �� @& C�$ �� �& U�$ �� ' ��$ `' ��$ h' ��$ � p' ��$ � �' �$ � �' �$ B �' *�$ B �' 4�$ B �' ?�$ B ( J�$ � ( R�$ � 0( e�$ �� @( q�$ �� 0 �$ �� �0 ��$ �4 �$ �4 �$ �4 �$ `� �4 ��$ 5 ʧ$ 5 q�$ 5 ��$ 5 ��$ 5 ��$ (5 @�$ 05 '�$ 85 2�$ � @5 @�$ P5 J�$ X5 _�$ � `5 m�$ p5 w�$ x5 ��$ � �5 ��$ �5 ų$ �5 ۳$ � �5 �$ �5 ��$ �5 ״$ B �5 �$ �5 �$ �5 �$ �5 ��$ �5 �$ 6 �$ 6 !�$ 6 *�$ 6 7�$ 6 ?�$ (6 G�$ 06 �$ 86 �$ @6 �$ H6 ��$ W� P6 %�$ `6 <�$ h6 S�$ � p6 Z�$ �6 r�$ �6 ��$ � �6 {�$ � �6 ��$ � �6 ��$ �6 ��$ �6 ��$ � �6 �$ B �6 3�$ 7 �$ �� 7 K�$ � 7 �$ � 07 h�$ W� @7 v�$ W� `7 ��$ W �7 ��$ W �7 ��$ 8 ��$ 8 ��$ W� 8 y�$ 8 �$ � �8 ʞ$ �� : ��$ �� Ѹ$ � ��$ � ��$ � �$ � 0 �$ � @ 0�$ � P ��$ � ` �$ � p B�$ �� L �$ �� �$ "� � ʞ$ �� ` "�$ �� 4 T�$ � _�$ � <�$ �� M�$ � � ]�$ � � ��$ � � ��$ � � �$ � � ȹ$ � � ɣ$ � � ��$ � � f�$ �� y�$ �� 0 �$ � ` ��$ � p !�$ � ��$ � ֹ$ � Ϙ$ `� � �$ �� * � �$ �� �$ � � ��$ � � ��$ � � ��$ � � �$ � � Ժ$ � � M�$ � `�$ � t�$ ��$ ( ��$ 0 ��$ 8 ��$ � @ ˫$ � P ۫$ � ` #�$ � p ��$ � � 2�$ � � D�$ � � �$ � � V�$ � � i�$ � � |�$ � � v�$ � � 0�$ B ��$ ��$ ( @�$ � 0 ��$ W� @ �$ W� ` �$ W� � ��$ B � 5�$ � � K�$ � � a�$ � � w�$ � � w�$ � %�$ .�$ ��$ � ��$ � 0 ��$ �� + � �$ �� �$ � � ��$ � � ��$ � � ��$ � � �$ � � Ժ$ � � M�$ � `�$ � t�$ ��$ ( ��$ 0 ��$ 8 ��$ � @ ˫$ � P ۫$ � ` #�$ � p ��$ � � 2�$ � � D�$ � � �$ � � V�$ � � i�$ � � |�$ � � v�$ � � ��$ B ��$ }� ��$ � ��$ � @�$ � � ��$ W� � �$ W� �$ W� ��$ B @ 5�$ � ` K�$ � p a�$ � � w�$ � � w�$ � � %�$ � .�$ � ��$ � � ��$ � � ��$ �� - � �$ �� �$ � � ��$ � � ��$ � � ��$ � � �$ � � Ժ$ � � M�$ � `�$ � t�$ ��$ ( ��$ 0 ��$ 8 ��$ � @ ˫$ � P ۫$ � ` #�$ � p ��$ � � 2�$ � � D�$ � � �$ � � V�$ � � i�$ � � |�$ � � v�$ � � ��$ B ��$ }� ��$ � ��$ � @�$ � � ��$ W� � �$ W� �$ W� ��$ B @ 5�$ � ` K�$ � p a�$ � � w�$ � � ��$ � � ��$ � � %�$ � .�$ � ��$ � �
�$ B � !�$ B 8�$ �� / � �$ �� �$ � � ��$ � � ��$ � � ��$ � � �$ � � Ժ$ � � M�$ � `�$ � t�$ ��$ ( ��$ 0 ��$ 8 ��$ � @ ˫$ � P ۫$ � ` #�$ � p ��$ � � 2�$ � � D�$ � � �$ � � V�$ � � i�$ � � |�$ � � v�$ � � ��$ B ��$ }� ��$ � ��$ � @�$ � � ��$ W� � �$ W� �$ W� ��$ B @ 5�$ � ` K�$ � p a�$ � � w�$ � � ��$ � � ��$ � � %�$ � .�$ � ��$ � � H�$ � `�$ � v�$ � ��$ � ��$ �� � ��$ �� ��$ �� ��$ �� ��$ �� � �� �$ �� ʞ$ �� @ ��$ �� ��$ � ��$ � ��$ � ��$ � 0 ��$ @ ��$ H Ϙ$ W� P ��$ �� ` �$ �� �� �$ �� . h ��$ ��$ Ҭ$ ڬ$ �$ �$ ( .�$ � 0 @�$ � @ P�$ � P j�$ B ` ~�$ B � ��$ B � ��$ B � ��$ B � ��$ ��$ �$ �$ ,�$ A�$ ( R�$ � 0 e�$ � @ v�$ � P ��$ B ` ��$ B � ��$ B � ��$ B � ��$ B � ۭ$ �$ �$ �$ �$ 3�$ ( R�$ � 0 d�$ � @ t�$ � P ��$ B ` ��$ B � ��$ B � ʮ$ B � �$ B � ��$ B �$ %�$ ( 7�$ � 0 _�$ �� � �$ �� ʞ$ �� @ "�$ �� G�$ `�$ �$ ��$ ��$ ��$ ��$ �$ ;�$ _�$ ��$ ��$
��$ ��$ �$
$�$ K�$ g�$ ~�$ ��$ ��$ ��$ �$ ,�$ W�$ ��$ ��$ ��$ ��$ �$
+�$ U�$ {�$
��$ ��$ ��$ �$ )�$ V�$ }�$ ��$ ��$ ��$ %�$ R�$ y�$ ��$ ��$ ��$ �$ 5�$ l �� �3 �� f�$ B t�$ B @ Z � ` )� �� ` \� �� ` P�$ �� ` � [�$ � �� �3 �� , B )� � @ \� � @ �$ � � �� -
� � ( ��$ B 8 ʱ$ B X � x ��! B � T�$ � ڱ$ � � �$ � � �$ � � x$ � � �3 �! � A�$ �� p l�$ �� � T�$ �� 1^
�� o� c� d� �� �� �� v� s� �� �� �� �� |� �� �� �� �� i� �� �� ��$ � T�" .� ��$ � ��$ � 0
�$ �! @ �$ � � �N$ � � �N$ � � ��# �N$ � @ -�$ � P ?�$ � ` Q�$ � p c�$ �! � O$ � O$ � 5O$ � v�$ � 0 ��$ � @ ��$ � P �O$ � ` �O$ � p �O$ � � ��$ � � ��$ � � ��$ � � ��$ �! � ��$ � @ P$ B ` �$ � � { �� � �P$ � �$ # � T�" .� ��$ � ��$ � 0
�$ �! @ �$ � � �N$ � � �N$ � � ��# �N$ � @ -�$ � P ?�$ � ` Q�$ � p c�$ �! � O$ � O$ � 5O$ � v�$ � 0 ��$ � @ ��$ � P �O$ � ` �O$ � p �O$ � � ��$ � � ��$ � � ��$ � � ��$ �! � ��$ � @ P$ B ` �$ � � { �� � �P$ � �$ � 1�$ � I�$ �! b�$ � � y�$ ) � T�" .� ��$ � ��$ � 0
�$ �! @ �$ � � �N$ � � �N$ � � ��# �N$ � @ -�$ � P ?�$ � ` Q�$ � p c�$ �! � O$ � O$ � 5O$ � v�$ � 0 ��$ � @ ��$ � P �O$ � ` �O$ � p �O$ � � ��$ � � ��$ � � ��$ � � ��$ �! � ��$ � @ P$ B ` �$ � � { �� � �P$ � �$ � 1�$ � I�$ �! b�$ � � ��$ � � ��$ � � ��$ � � ��$ � � ��$ � ��$ � �$ �$ 0�$ I�$ b�$ {�$ ��$ ��$ B ��$ �� �� @ ��$ B ` ��$ B � �$ B � ��$ � ��$ � �$ � �$ � 0 ��$ @ #�$ H Ϙ$ W� P ��$ �� Ȼ$ *�$ ݻ$ | �$ �� ʞ$ "� �� �$ �� 4�$ N�$ f�$ ��$ ��$ ��$ ��$ +�$ B ��$ B B� B @ ��$ �� s�! B x�! B �$ �� 0
�" "� �$ "� � �$ "� � �" "� � �$ "� � +�$ "� ` 6�$ �� @ @�$ �� � K�$ �� � Y�$ B c�$ B m�$ @ ��$ H ��$ P ��$ X ��$ ` ��$ h ; W� p �� �� ��$ �� d ��$ � �$ � �$ � )�$ � 0 7�$ � @ ; � P G�$ � ` S�$ � p _�$ �� � g�$ �� � o�$ �� � u�$ � ��$ �! ��$ �! � ��$ �! ��$ � � ��$ � � ��$ � � ��$ � � ��$ � 0�$ � ��$ �� P ��$ � �$ � �$ � )�$ � 0 7�$ � @ ; � P G�$ � ` S�$ � p ��$ W � _�$ �� � g�$ �� � o�$ �� u�$ � P ��$ W ` ��$ W � ��$ W � ��$ \� ��$ \� 0 ��$ � @ ��$ � P ��$ � ` 0�$ � p �$ �� � g�$ �� �$ �� � �$ B .�$ B ��$ �� 1^
�� �� �� �� �� �� �� =�$ I$ |� � B �� |� �� �� �$ t ��$ � ��$ �� ` ��$ � ��$ � � ��$ � � ��$ � � ��$ � ��$ � 0 �$ � @ �$ � P )�$ � ` 7�$ � p _�$ �� � g�$ �� � o�$ �� u�$ B @ ��$ � ` ��$ � p 0�$ � � �$ � � �$ �� ��$ � g�$ �� �$ �� � �$ B @ .�$ B ` ��$ B � ��$ �� ��$ (! B ��! B �� ��$ 6 B f" B !f" B @ ��$ ��$ ��$ �7 ��$ ��$ �$ A�$ i�$ ��$ ��$ ��$ ��$ ��$ ��$ �$ �$ *�$ F�$ \�$ t�$ ��$ ��$ ��$ ��$ ��$ �$ %�$ ?�$ Y�$ q�$ B ��$ B ��$ B ��$ ��$ �� \� �� �� �� [� �� ��" B ��" B a�$ ��
H
�" �� �" �� !�" � )�" � 3�" �� ;�" �� l�$
��$
��$
��$
��$
��$ (
; W� 0
�� �� ��$ �� ��$ ��$ ��$ �$ �$ �$ *�$ 5�$ @�$ K�$ X�$
f�$ t�$ ��$
��$ ��$ ��$ ��$ ��$ � ��$ �
�$ � !�$ � 0 M�$ � @ ��$ � P M�$ � ` ��$ � p _�$ � � g�$ � � o�$ � � �$ � � u�$ � � ��$ �! ��$ �! � ��$ �! ��$ � � ��$ � � ��$ � � ��$ � � 0�$ � � ; � � �$ � �$ � 1�$ � :�$ � 0 D�$ � @ P�$ � P \�$ � ` h�$ � p �3 � � � ��$ � 1^
� � � �� |� t�$ ��$ ��$ ��$ ��$ ��$ ��$ ��$ �$ .�$ F�$ ^�$ v�$ ��$ ��$ ��$ ��$ ��$
��$ �$ 4�$ L�$ f�$ ~�$ ��$ ��$ � ��$ � ��$ � P ��$ B ��$ � ʞ$ �� � � ��$ � �$ 9 � � �� ͍" ۍ" ( �$ 0 �" 8 �" � @ �" � P ��" � ` &�" � p :�" B � *�$ B � C�$ B � N�" � [�" � \�$ � � l�$ B ��" B ��" B @ ��" B ` я" B � �" B � ��$ B � �" B � ��$ B ��$ B Y�" B @ k�" B ` ��" B � ��" � � ��" � � ��$ B � ��" B � ܐ" B �" B ��" B @ �" B ` ��" B � ��" B � ��$ B � 5�" B � N�" B ^�" B n�" B @ ~�" B ` ��" B � ��" B � ��" B � ��" B � ё" B �" B ��" B @ �" B ` ��$ B � �$ B � �$ B � *�$ B � � � B @�$ ��$ B ��$ B [� B @ ��$ B ` �$ B � ��$ B � `�$ .x 8 o� B w�$ � \� B )� B , B @ ��$ 8 ` ��$ � � � ��$ N�! �� ��$ �� ��$ �� 0 ��$ B ` ��$ @ М$ � ڜ$ � � �$ � �$ � �
��$ � �$ � � (�$ � 3�$ � � ?�$ � $ M�$ � �( W�$ � - b�$ � �1 ��$ P ��$ � ��$ B 2 ��$ B 2 ? @2 � � � � �� � �� �$ � � �� 2�$ � @�$ 0 J�$ 8 _�$ � @ m�$ P w�$ X ��$ � ` ��$ p ��$ x ��$ � � ɨ$ � ը$ � ª$ B � ժ$ B � �$ � ��$ � �$ � �$ � g�$ y�$ ��$ � ��$ ��$ ( ��$ � 0 �$ &� @ ��$ @ ��$ H !�$ � P � � ` h� ��$ ɘ$ ט$ �$ �$ �$ ( ��$ W� 0 ��$ '� �$ �$ $�$ /�$ <�$ G�$ (�$ R�$ 3�$ A�$ o�$ � S�$ �� g�$ �� ` ��$ *� | � ��$ B ��$ �� @�$ � ` �$ � p Ϡ$ � � I�$ � � �$ � � �$ � � (�$ � � 5�$ � � B�$ � � U�$ � � �$ � ��$ � 1�$ -� b�$ � ` o�$ � � |�$ � � ��$ � ��$ �� ` ��$ � ` ��$ 5^ � ��$ W� ��$ B @ ��$ B ` ��$ B � ��$ �
�$ � �$ � ,�$ � >�$ � S�$ � e�$ � w�$ � ��$ � ��$ � ��$ � ��$ � ��$
��$
�$
/�$
_�$ �
T�$ � 0
��$ � @
z�$ � P
�$ `
H�$ W� h
O�$ x
`�$ B �
q�$ �! �
��$ .� ��$ .� � ��$ .� ��$ �! � ��$ .�
�$ .� �
�$ .� +�$ � � H�$ � � Q�$ � � Z�$ � � h�$ W� � v�$ W� 5�$ F�$ �� ( N�$ � @ a�$ � P z�$ � ` ��$ � p ��$ � � ��$ � � ��$ � � ��$ � � ��$ � � �$ � � !�$ � � 4�$ � � M�$ � g�$ � w�$ � ��$ � 0 ��$ � @ ��$ � P ��$ � ` ��$ � p �$ B � ��$ � �
�$ � � �$ /� � 2�$ � � @�$ � J�$ � _�$ � � m�$ � w�$ � ��$ � � ��$ � ��$ � ��$ � � ɨ$ � ը$ � ª$ B ժ$ B �$ @ ��$ H �$ P �$ X g�$ ` y�$ h ��$ � p ��$ � ��$ � ��$ � � �$ 0� � ��$ � ��$ � !�$ � � �$ � � +�$ � 6�$ � L�$ � � Z�$ � � � /� +� � B (� ��$ ,� x �$ 3� a�$ � p
�$ � � !�$ � � 8�$ � � M�$ � � `�$ � � t�$ � ��$ � ��$ � ��$ � ��$ � � ˫$ � ۫$ � �$ � ��$ � 0 �$ � @ �$ � P 0�$ B `
�$ B � !�$ B � j�$ W � |�$ B ��$ B ��$ B @ ��$ B ` ��$ B � ��$ B � ʞ$ �� � � ��$ 2� X� g� @ 6� � � G� � � �$ B � t� � ��$ 5� 5�$ 8� ��$ 9� l� 6� 7� =�$ :� ��$ �$ �$ ;�$ S�$ n�$ ��$ ��$ ��$ ��$ �$ 4�$
R�$ p�$ ��$
��$ ��$ , �� �3 �� f�$ B t�$ B @ Z � ` )� �� ` \� �� ` ��$ � �� �3 �� , B )� � @ \� � @ ��$ � � �� -
� � ( ��$ B 8 ʱ$ B X � x ��! B � T�$ � ڱ$ � � �$ � � �$ � � �$ � � '�$ � � x$ � �3 � A�$ >� p l�$ =� � T�$ 1� �
@� ;� 1� ?� 4� %� �$ x T�" .� ��$ � ��$ � 0
�$ �! @ �$ � � �N$ � � �N$ � � ��# �N$ � @ -�$ � P ?�$ � ` Q�$ � p c�$ �! � O$ � O$ � 5O$ � v�$ � 0 ��$ � @ ��$ � P �O$ � ` �O$ � p �O$ � � ��$ � � ��$ � � ��$ � � ��$ �! � ��$ � @ P$ B ` �$ � � { �� � !�$ B &�$ B _�$ B @ -�$ ` �$ �� h 6�$ H� 0
�" �� �$ �� �$ �� �" �� 3�" �� ;�" �� @�$ �� K�$ K� F�$ ��$ ��$ ��$ m�$ ; �� ( Y�$ B @ c�$ B ` I� ��$ J� t ��$ � �$ � �$ � )�$ � 0 7�$ � @ ; � P G�$ � ` S�$ � p _�$ � � g�$ � � o�$ � � ��$ �! � ��$ �! ` ��$ �! � ��$ � ` ��$ � p ��$ � � ��$ � � 0�$ � � u�$ � � ]�$ � � �$ � � 1�$ B � :�$ B D�$ � P�$ � 0 \�$ � @ h�$ � P k�$ � ` ��$ � p ��$ � � ��$ � � ��$ M� L� G� N� ��$ ��$ ��$ ��$ �$ �$ @ 5�$ T� l� =�$ S� �$ /�$ <�$ G�$ �$ �$ �$ ��$ ͵$ +�$ 8�$
G�$ �$ R�$
T�$ c�$ q�$ ��$ ��$ ��$ ��$
Ϙ$ 2�$ A�$ ��$ S�$ �� ��$ ^ ` ��$ � � ��$ � � ��$ � � ��$ � � ��$ Y� �$ �$ ��$ ��$ &�$ /�$ U�$ ;�$ H�$
�$ a�$
n�$ {�$ ��$
��$ ��$ �$ ��$ $�$ 2�$ @�$ P�$ d�$ p�$ ��$ ��$ ��$ ��$ ��$ ��$ ��$ �$ �$ 1�$ B�$ S�$ f�$ v�$
��$ ��$ ��$
��$ ��$ �$ ! �$ -�$ I�$ e�$ ��$ ��$ ��$ ��$ ��$ �$ ?�$
`�$ ��$ ��$
��$ ��$ ��$ �$ )�$ A�$ Z�$ }�$ ��$ ��$ ��$ �$ "�$ ;�$ T�$ m�$ ��$ ��$ ��$ ��$ ��$ �$ D�$ k�$ ��$ ��$ ��$ �$ %�$ E�$
e�$ ��$ ��$
�$ �$ �$ D�$ m�$ ��$ ��$ �$ �$ >�$ g�$
��$ ��$ �$
�$ ;�$ n�$ ��$ �$ �$ $�$ Ϙ$ +�$ � 6�$ c� J�$ X�$ � o�$ B �$ g� �! B � T�$ � � _�$ � � ]�$ � � ��$ � � ��$ � � ��$ � � f�$ �� y�$ �� 0 ȹ$ � ` ��$ � p ��$ � � ��$ � � !�$ � ��$ � ֹ$ � �$ � �$ �� � ʞ$ �� ` � �$ f� � �$ h� �$ i� X o�$ B �$ � �$ � 0 �$ � @ T�$ � P _�$ � ` ]�$ � p ��$ � � ��$ � � ��$ � � f�$ � y�$ � ȹ$ � � ��$ � � ��$ � � ��$ � � !�$ ��$ ֹ$ �$ �$ �� �$ k�
l� " p '�$ � 9�$ � D�$ � O�$ � 0 [�$ � @ f�$ � P q�$ � ` |�$ � p ��$ � � ��$ � � ��$ � � ��$ � � ��$ � � ��$ � � �$ � � �$ � � �$ � �$ � �$ � �$ � 0 /�$ @ Ϙ$ �� H @�$ B ` P�$ B � `�$ B � p�$ B � ��$ B � ��$ B ��$ B ��$ � @ ��$ � P ��$ � ` ��$ � p �$ �� � �$ n� x o�$ �! ��$ �� � �$ q� � �$ � �$ � ��$ � ��$ `� � ��$ � � �$ � � :�$ � � W�$ � � t�$ � � ��$ � � ��$ � ��$ � ��$ � ��$ � 0 �$ � @ �$ � ` �
�$ p� �$ � �$ � ��$ � �$ � 0 �$ � @ �$ � P �! 5^ ` -�$ s� +�$ Ϙ$ �� %�$ � Z�$ � 0 H�$ � @ Q�$ � P D�$ �� ` R�$ u� 8 d�$ � m�$ � u�$ � 0 ��$ � @ ڤ$ �� ��$ �� ` ��$ w� � �
��$ B ��$ �� ��$ ` ��$ h ��$ p ��$ x ��$ W � ��$ W � �$ � �$ ��$ �$ .�$ `� ( 9�$ �� 0 D�$ �� ` ��$ q� � U�$ � ` d�$ � p q�$ B � ��$ B � ��$ B � �$ B � �$ B ~�$ B `�$ B @ �$ � ` �$ � � �$ � � /�$ � � A�$ � � Q�$ z� � c�$ z� u�$ � ��$ � @ ��$ � ` ��$ � � ��$ � � ��$ � � �$ � � ��$ � �$ � �$ �� @ *�$ �� � 4�$ �� � ?�$ �� �$ W� @ ��$ W� P ��$ W ` �$ W � % �� � % 2� @ 1�$ {� ` ?�$ �_ ` L�$ �! ` Z�$ �! � h�$ �! ` x�$ W � �$ �! % �! � * % �! < % �! � ��$ �! ��$ �! � �$ �� ��$ � � ��$ � � L % W� X % � g�$ � f % � 0 { % � @ � % � P � % ` � % h � % p � % x � % � % � '% � C% � `% � � q% W� � �% B � �% |� � �% B � �% A � �% B �% A �% B @ % B ` % B � /% B � E% �� � ��$ � �! Q% � �! ��$ � �! ��$ � �! ��$ B " ��$ � " ��$ � 0" \% @" h% �� H" r% B `" {% B �" �% � �" �% W $ �% @$ @�$ �� H$ �$ W� `$ 7�$ W� �$ �% W �$ �% W �$ �% � % �% �! `% �% �! �% % � `& % � p& з$ �� �& ݷ$ �� �& �$ �� �& Y�$ q� �& e�$ q� �' w�$ q� �( ,% � P) ��$ � `) ��$ � p) ��$ � �) �$ � �) ;% � �) �$ � �) Y% B �) !�$ �) 2�$ �) ��$ q� �) d�$ � �* {�$ � �* ��$ � �* ��$ � �* m% q� + x% � �+ �% � �+ �% � �+ �% � , �% � , �% � , % � 0, +% � @, F% � P, a% `, x% �� h, �% �� �, �% . �% �� (. �% �� @. �% �� @2 �% �� @6 �% }� �7 �% }� @: % �� �< % �� @= % �� �= '% �� �> 3% �� ? E% B �? R% B �? _% B @ r% B @ �% B @@ �% B `@ �% v� �@ �% �� A �% E �% (E �% W� 0E % ~� @E ��$ � �J �$ �� �K �$ �� `L % �� �M #% �� `O 0% o� `S ;% t� �V P% r� �W Z% l� �[ m% l� @^ � �� a �$ B �c �% �c �% �� �c �% � d �% � d �% � d �% � 0d �% � @d % � e '% � �e <% � �f S% � �f k% � �f �% � �f �$ �� �f ʞ$ �� �k � Z�
B B x� �� �� �� v� B B ) �% y� 2 � ��$ B �$ �� ��$ ʧ$ ( q�$ 0 ��$ 8 ��$ @ ��$ H �% P �% X �% X� ` �% X� � % X� � % X� � % �� )% �� � ?% X� @ N% h Y% p d% x �$ � �$ � �$ � ��$ � !�$ � *�$ � 7�$ � ?�$ � G�$ � �$ � �$ � �$ � {% � {�$ � ��$ � � y�$ �% � ��$ � ��$ � � �% � �$ �p � ��$ � ��$ � ��$ W� � �% B �% B �% @ �% �� H % �� ` ʞ$ �� @ q� d� % �� � % �� ( % �� �l ��$ �� , � �$ �� ��$ � � �$ � � ��$ � � ��$ � � ��$ � � 3 % � � O % � 5�$ � K�$ � a�$ � 0 w�$ � @ l % � P u % � ` { � p � % B � � % �� � � % �� � M�$ � @ `�$ � P � % � ` � % � p ��$ B � ��$ � � � % � � � % q� � � % � � %�$ � .�$ �
% � Ϙ$ `� �
% � � ��$ �� � %
% � a�$ �� � ��$ 5^ � �$ 5^ �$ 5^ � H�$ � v�$ � 0 >
% � @ P
% � P h
% B ` �
% B � ��$ �� � ��$ �� �$ �� � ʞ$ �� @ B ��$ �� ! \ ��$ ��$ Ҭ$ ڬ$ �$ #�$ ( .�$ � 0 @�$ � @ P�$ � P j�$ B ` ~�$ B � ��$ B � ��$ B � ��$ B � ��$ ��$ �$ �$ ,�$ % ( R�$ � 0 e�$ � @ v�$ � P ��$ B ` ��$ B � ��$ B � ��$ B � ��$ B � ��$ 5^ �$ W� � %�$ W� � 7�$ � � { W� � _�$ �� | �$ �� ʞ$ �� � "�$ �� �
% �
% �
% �
%
% . % M % n % � % � % � % � %
% < % W %
� % � % � % � % ! � %
% 8
% V
% t
% �
% �
% �
% % 1% O%
y% �% �%
�% % 3% `% �% �% �% % /% \% �% �% �% % B% {% �% �% &% A% l �� �3 �� f�$ B t�$ B @ Z � ` )� �� ` \� �� ` P�$ �� ` \% � � �� -
{ ( � � 0 ��$ B @ ʱ$ B ` � � ��! B � T�$ � ڱ$ � � �$ � � �$ � � x$ � � �3 �� � l�$ �� � : � T�$ �� B - 1^
�� w% � � �� ( % �� �� �� j� U� �� �� �� m�
�� �� �� . � ��$ � �$ � �$ � )�$ � 0 7�$ � @ ; � P G�$ � ` S�$ � p _�$ � � g�$ � � o�$ � � ��$ �! � ��$ �! ` ��$ �! � ��$ � ` ��$ � p ��$ � � ��$ � � 0�$ � � u�$ � � ]�$ � � �$ � � 1�$ B � :�$ B D�$ � P�$ � 0 \�$ � @ h�$ � P k�$ � ` ��$ � p ��$ � � ��$ � � �% � � �% � �
�$ � � ��$ � � M�$ � � !�$ � � M�$ � �% � �% � �% � 0 ��$ � @ �% � P �% �! ` � % B � ��$ �� �� !�$ B &�$ B _�$ B @ 6�$ �� $ ��$ � �$ � �$ � )�$ � 0 7�$ � @ ; � P G�$ � ` S�$ � p _�$ � � g�$ � � o�$ � � ��$ � � ��$ � � 0�$ � u�$ � ��$ �� �
�" 5^ �$ 5^ � �$ 5^ �" 5^ � 3�" 5^ ;�" 5^ � @�$ 5^ K�$ �� � F�$ ��$ ��$ ��$ m�$ ; �� ( Y�$ B @ c�$ B ` �� ��$ �� �� �� �$ �$ ��$ ��$ &�$ /�$ ;�$ H�$ U�$
�$ a�$
n�$ {�$ ��$
��$ ��$ ��$ �$ �$ 1�$ B�$ S�$ f�$ ��$ v�$
��$ ��$ ��$
��$ ��$ �$ � o�$ B �$ g� �! B � T�$ � � _�$ � � ]�$ � � ��$ � � ��$ � � ��$ � � f�$ �� y�$ �� 0 ȹ$ � ` ��$ � p ��$ � � ��$ � � !�$ � ��$ � ֹ$ � �$ � Ϙ$ W� � �$ � � ʞ$ �� ` �$ �� � �$ �� �$ �� X o�$ B �$ � �$ � 0 �$ � @ T�$ � P _�$ � ` ]�$ � p ��$ � � ��$ � � ��$ � � f�$ � y�$ � ȹ$ � � ��$ � � ��$ � � ��$ � � !�$ ��$ ֹ$ �$ Ϙ$ W� �$ � @ �$ ��
�� � �
��$ B ��$ �� ��$ ` ��$ h ��$ p ��$ x ��$ W � ��$ W � �$ � �$ ��$ �$ .�$ `� ( 9�$ �� 0 D�$ �� ` ��$ q� � U�$ � ` d�$ � p q�$ B � ��$ B � ��$ B � �$ B � �$ B ~�$ B `�$ B @ �$ � ` �$ � � �$ � � /�$ � � A�$ � � Q�$ z� � c�$ z� u�$ � ��$ � @ ��$ � ` ��$ � � ��$ � � ��$ � � �$ � � ��$ � �$ � �$ �� @ *�$ �� � 4�$ �� � ?�$ �� �$ W� @ ��$ W� P ��$ W ` �$ W � % �� � % 2� @ 1�$ {� ` ?�$ �_ ` L�$ �! ` Z�$ �! � h�$ �! ` x�$ W � �$ �! % �! � * % �! < % �! � ��$ �! ��$ �! � �$ �� ��$ � � ��$ � � L % W� X % � g�$ � f % � 0 { % � @ � % � P � % ` � % h � % p � % x � % � % � '% � C% � `% � � q% W� � �% B � �% |� � �% B � �% A � �% B �% A �% B @ % B ` E% l� � ��$ � �! Q% � �! ��$ � �! ��$ � �! ��$ B " ��$ � " ��$ � 0" �% /� @" �% W $ �% @$ @�$ �� H$ �$ W� `$ 7�$ W� �$ �% W �$ �% W �$ �% � % �% �! `% �% �! �% % � `& % � p& з$ �� �& ݷ$ �� �& �$ �� �& Y�$ q� �& e�$ q� �' w�$ q� �( ,% � P) ��$ � `) ��$ � p) ��$ � �) �$ � �) ;% � �) �$ � �) Y% B �) !�$ �) 2�$ �) ��$ q� �) d�$ � �* {�$ � �* ��$ � �* ��$ � �* m% q� + x% � �+ �% � �+ �% � �+ �% � , �% � , �% � , % � 0, +% � @, F% � P, a% `, x% �� h, �% �� �, �% . �% �� (. �% �� @. �% �� @2 �% �� @6 �% }� �7 �% }� @: % �� �< % �� @= % �� �= '% �� �> 3% �� ? E% B �? R% B �? _% B @ r% B @ �% B @@ �% B `@ �% v� �@ �% �� A �% E �% (E �% W� 0E % ~� @E ��$ � �J �$ �� �K �$ �� `L % �� �M #% �� `O 0% o� `S ;% t� �V P% r� �W Z% �� �[ m% �� @^
% �� a �$ B �c �% �c �% �� �c �% � d �% � d �% � d �% � 0d �% � @d % � e '% � �e �$ �� �f ʞ$ �� �k B + �% �� 2 � ��$ B �$ �� ��$ ʧ$ ( q�$ 0 ��$ 8 ��$ @ ��$ H �% P �% X �% X� ` �% X� � % X� � % X� � % �� )% �� � ?% X� @ N% h Y% p d% x �$ � �$ � �$ � ��$ � !�$ � *�$ � 7�$ � ?�$ � G�$ � �$ � �$ � �$ � {% � {�$ � ��$ � � y�$ (% � ��$ � ��$ � � �% � �$ �p � ��$ � ��$ � ��$ W� � �% B �% B �% @ �% �� H % �� ` ʞ$ �� @ % �� � % �� ( % �� �l ��$ �� * � �$ �� ��$ � � �$ � � ��$ � � ��$ � � ��$ � � 3 % � � O % � 5�$ � K�$ � a�$ � 0 w�$ � @ l % � P u % � ` { � p � % B � � % �� � � % �� � M�$ � @ `�$ � P � % � ` � % � p ��$ B � ��$ � � � % � � � % q� � � % � � %�$ � .�$ �
% � Ϙ$ `� �
% � � ��$ �� � ��$ 5^ � �$ 5^ �$ 5^ � H�$ � v�$ � >
% � P
% � 0 h
% B @ �
% B ` ��$ �� � ��$ �� �$ �� � ʞ$ �� @ ��$ �� :% S% r% �% �% �% �% % 4% X% ~% �%
�% �% �%
"% >% k% �% ! �% �% �% �% % ;% Z% �% �% �% �%
% =% _%
�% �% �% % )% V% }% �% �% �% %% R% r% �% �% % V% �% �% �% l �� �3 �� f�$ B t�$ B @ Z � ` )� �� ` \� �� ` P�$ �� ` �% � � �� -
{ ( � � 0 ��$ B @ ʱ$ B ` � � ��! B � T�$ � ڱ$ � � �$ � � �$ � � x$ � � �3 �� � l�$ �� � : � T�$ �� % � � �� ( % �� �� �� �� �� �� �� ��
�� �� �� 8% M% `% m% z% �% � �% � �% �� �% �� �% W �% �� @ �% �� @ �% + � T�" .� CN$ � WN$ � 0 yN$ � @ % � P �N$ � ` �N$ � p % � �N$ � ��# + % B @ @ % B ` V % B � h % B � � % B � � % B � � % B �k � 1P$ � 0 � % � @ � % � P AP$ B ` RP$ B � � % � � % % @ ! % � 7 % � S % B k % B � % �� @ � % �� @ � % �! @ { � � sP$ �O$ �! @ �O$ W � �O$ W
�O$ W @
�O$ � �
� % � �
� % �� �
� % B �D �� � % a�" � �~ � % B $ % B @ 1 % B ` C % T�" �� � Q � / U % n % % � % � % � % � % � % � % � % %
% + % = %
O % b % t % � % � % � % � % � % � % � % � % � % % % & % 6 % F % W % k % % ! � % " � % # � % $ � % % � % & � % ' � % ( !% ) '!% * :!% + M!% , a!% - m!% . P � z!% B �!% B �!% B @ �!% B ` �!% � �!% � �!% "% B @ "% B ` ,"% B � 8"% � B"% � R"% _"% ` l"% � y"% � �"% B �"% B @ �"% B ` �"% B � �$ 5^ � �$ 5^ )�$ 5^ � �"% 5^ �"% �� � �"% �� � �"% B �
#% B � #% B � 1#% B D#% 5^ W#% 5^ � j#% 5^ ! #% 5^ �! �#% 5^ " �#% 5^ �" �#% B # �#% B @# �#% B `# �#% B �# �#% �� �# $% �� �% $% B �' +$% B �' 9$% B �' R$% ( g$% @( x$% �( �$% B �( �$% �( �$% 8^ ) �$% B * �$% B @* �$% B `* %% B �* %% B �* &%% B �* ��$ �� �* 4%% 8^ �+ K%% �� �, b%% �� �. y%% �� �1 �%% �� �3 �%% 5^ �5 �%% B `6 �%% B �6 �%% B �6 �%% B �6
&% B �6 "&% 5^ 7 *&% �� �7 3&% B �; A&% B �; O&% �� �; |�$ �� �< W&% B �> o&% �� �> �&% �� �@ �&% �� �B �&% �� �D ` �&% �� A L z!% B �!% B �!% B @ �!% B ` �!% � �!% � �!% "% B @ "% B ` ,"% B � 8"% � B"% � R"% _"% ` l"% � y"% � �"% B �"% B @ �"% B ` �"% B � �$ 5^ � �$ 5^ )�$ 5^ � �"% 5^ �"% �� � �"% �� � �"% B �
#% B � #% B � 1#% B D#% 5^ W#% 5^ � j#% 5^ ! #% 5^ �! �#% 5^ " �#% 5^ �" �#% B # �#% B @# �#% B `# �#% B �# �#% �� �# $% �� �% $% B �' +$% B �' 9$% B �' R$% ( g$% @( x$% �( �$% B �( �$% �( �$% 8^ ) �$% B * �$% B @* �$% B `* %% B �* %% B �* &%% B �* ��$ �� �* 4%% 8^ �+ K%% �� �, b%% �� �. y%% �� �1 �%% �� �3 "&% 5^ �5 *&% �� `6 �&% �� G � z!% �!% B @ �!% B ` �!% B � �!% � �!% � �!% "% B ` "% B � ,"% B � 8"% � B"% R"% @ _"% � l"% � y"% �"% B @ �"% B ` �"% B � �$ 5^ � �$ 5^ )�$ 5^ � �"% 5^ �"% �� � #% B � 1#% B � D#% 5^ � W#% 5^ ` j#% 5^ � #% 5^ ` �#% 5^ � �#% 5^ `
�#% B �
�#% B �#% B �#% B @ �#% �� ` $% �� `
+$% B ` 9$% B � R$% � g$% � x$% �$% B ` �$% � �$% 8^ � �$% B � �$% B � �$% B %% B %% B @ &%% B ` ��$ �� � 4%% 8^ � K%% �� � y%% �� � �%% �� � �%% 5^ � �%% B �%% B �%% B @ �%% B `
&% B � "&% 5^ � *&% �� 3&% B A&% B @ O&% �� ` |�$ �� `! W&% B `# �&% �� �# '% �� %'% 3'% �$ �$ K'% Y'% >�$ % g'% r'% {'%
�'% �'% �'%
�'% �'% �'% �'% �'% �'% �'% (% (% (% ((% 4(% @(% L(% X(% d(% p(% |(% �(% �(% ! �(% " �(% # �(% $ �(% % �(% & �(% ' �(% ( �(% ( �(% ) )% * )% + �$ $�$ /�$ <�$ G�$ (�$ R�$ )% 3)% L)% e)% ~)% �)% �)% ��$ B ��$ �� �� @ P$ I ` g�
�� e�
�� �)% �)% �)% *% ��$
� "% B #% B 1#% B @ D#% 5^ ` W#% 5^ � j#% 5^ ` #% 5^ � �#% 5^ ` �#% 5^ � �#% B ` �#% B � 4%% � *% 8 *%
"*% 6*% Q*% s*% �*% �*% �*% �*% +% +% 8+%
S+% r+% �+% � �� �V � ��! � 0
�� �+% ( �+% `� � �� �+% � @ �+% � �+% �� � �+% ��
��
�� �� �� �� � �� ��
8 �� �� �� �� �� 1^
�� �+% I$ |� �$ B �+% � @ � � � ��
� ��
� �� �� �� �� �� �� �� �� �� �� �� ( U % % � % � % � % � % � % � % � % % %
+ % = % O %
b % t % � % � % � % � % � % % 6 % W % k % % � % � % � % � % � % '!% :!% M!% ! a!% " 1,% # J,% $ V,% % b,% & m!% ' = � z!% �!% B @ �!% B ` �!% B � �!% � �!% � �!% "% B ` ,"% B � 8"% � B"% � _"% l"% ` y"% � �"% B � �"% B �"% B �$ 5^ @ �$ 5^ � )�$ 5^ @ �"% 5^ � �"% �� @ �#% B @ �#% B ` �#% B � �#% B � �#% �� � $% �� � +$% B � 9$% B � g$% x$% @ �$% B � �$% � �$% 8^ � �$% B �
�$% B �$% B %% B @ %% B ` &%% B � ��$ �� � y%% �� � �%% �� � �%% 5^ � �%% B �%% B @ �%% B ` �%% B �
&% B � "&% 5^ � *&% � @ 3&% B @ A&% B ` O&% �� � |�$ �� � W&% B � o&% �� � �&% �� � �&% �� �! �&% �� �# B ( �,% � � �,% }� �,% � � �,% }� � �,% � @ �,% � @ �,% � t �,% � "% B @ #% B ` 1#% B � D#% 5^ � W#% 5^ j#% 5^ � #% 5^ �#% 5^ � �#% 5^ 4%% 8^ � K%% �� � �,% � � � �,% .x 8 o� B -% � \� B )� B , B @ ��$ 8 ` ��$ � � � )-% N�! �� ��$ �� ��$ �� 0 ��$ B ` =-% @ М$ � ڜ$ � � �$ � �$ � �
��$ � �$ � � (�$ � 3�$ � � ?�$ � $ M�$ � �( W�$ � - b�$ � �1 Q-% H ��$ � ��$ B 2 ��$ B 2 � � f-% + T�" .� ��$ � ��$ � 0
�$ �_ @ w-% � @ �N$ � P �-% � ` �-% �! p �-% �_ � �-% � � �-% � �-% � .% � ��# @ �N$ B � .% � � ).% B � Q�$ B � ;.% B N.% B c�$ �_ @ e.% � @ w.% � P �.% � ` O$ � p O$ � � �.% � � �.% � � v�$ � � ��$ � � 5O$ � � �.% � � ��$ �_ � �.% � � /% � /% B 1/% B @ H/% B ` `/% B � x/% B � �/% B � �/% B � �/% B �/% B &�$ B _�$ B @ -�$ ` �$ �� h �/% "� �
�" �� �$ �� �$ �� �" �� 3�" �� ;�" �� C�" �� �/% �� 0% �� @�$ �� 0% %�
F�$ ��$ ��$ ��$ )0% =0% ( R0% 0 ; W� 8 Y�$ B ` c�$ B � #� ��$ $� �
�" �� �$ �� �$ �� �" �� g0% �� p0% �� y0% �� �0% �� C�" �� �/% �� 0% ��
@�$ �� 0% %� F�$ ��$ ��$ �0% �0% )0% ( =0% 0 R0% 8 Y�$ B @ c�$ B ` �0% '� , ��$ �_ ��$ �_ ��$ �_ ��$ � ��$ � ]�$ � �$ � 0 k�$ � @ ��$ � P ��$ � ` ��$ � p �"% � � G�$ � � �$ � � �$ � � �0% � � �0% � � �0% � � �0% �! � �0% � p 1% � � 1% �_ � "1% � � 1�$ B � +1% B � :�$ B � ,"% B 41% B �% B @ � % B ` 7�$ � � A1% � � S1% � � \1% � � f1% B � �1% B � �1% B �1% B �1% B @ �1% B ` �1% B � 2% � � H�$ � � ; �� � ��$ )� 2% +2% K2% w2% &� (� !� *� �$ /�$ <�$ G�$ �$ �$ ͵$ +�$ 8�$ G�$ �$
R�$ ��$ ��$
�$ �$ �2% �2% &�$ /�$ U�$ ;�$ H�$ a�$ n�$
{�$ ��$ �2% �2% �2% P�$ p�$ ( � o�$ B �$ g� �2% � � 3% � � 3% � .3% � Ϙ$ � � K3% � � a�$ � � ]�$ � � ��$ � � Y3% � b3% � ��$ � ��$ � 0 f�$ �� @ y�$ �� p ȹ$ � � ��$ � � ��$ � � ��$ � � !�$ � ��$ � ֹ$ � �$ � k3% ��$ �� �3% � �3% � 0 �3% � @ �3% � P �3% � ` ��$ � p �3% � � �3% � � �3% � �
4% � ��$ `� � �$ 2� � ʞ$ �� � �$ 4� � �$ 5� �$ 6� ` o�$ B �$ g� �2% � � 3% � � K3% � � Ϙ$ � � ]�$ � � ��$ � � Y3% � � b3% � � ��$ � ��$ � f�$ �� y�$ �� P ȹ$ � � ��$ � � ��$ � � ��$ � � !�$ � �$ � a�$ W� � �3% � � �3% � � �3% � �3% � �3% � �3% � 0 �3% � @ ��$ � P �$ �� ` �$ 8�
9� & | '4% � 9�$ � O�$ � [�$ � 0 24% � @ >4% � P |�$ � ` ��$ � p ��$ � � I4% � � '�$ � � ��$ � � �$ � � X4% � � h4% � � �$ � � �$ � w4% � �4% � �4% � 0 �$ � @ a�$ � P �4% ` Ϙ$ �� h @�$ B � P�$ B � `�$ B � p�$ B � ��$ B ��$ B ��$ B @ �4% B ` �4% B � ��$ � � ��$ � � �4% � � �4% � � �$ �� � �$ ;� t o�$ �! ��$ � � �$ �_ � �$ ` �$ h ��$ p ��$ `� x ��$ � � �$ � � :�$ � � W�$ � � t�$ � � ��$ � � ��$ � � ��$ � � ��$ � ��$ � �$ � �$ � @ �$ =� �$ � �$ � ��$ � �$ � 0 �$ � @ �$ � P �4% � ` Ϙ$ � p �! ^ � -�$ ?� ��$ �4% �� ��$ �� `�$ B ` �$ B � �$ �� � �4% A� � �
��$ B ��$ ��$ ( ��$ 0 ��$ 8 5% �� @ �$ � ��$ � �$ � .�$ �p � U�$ � � d�$ � � q�$ B ��$ B ��$ B @ �$ B ` �$ B � ~�$ B � �$ � � Ϙ$ W� � �$ � � /�$ � A�$ � Q�$ z� @ c�$ z� ` u�$ � � ��$ � � ��$ � � ��$ � � ��$ � ��$ � �$ � @ ��$ � ` �$ � � �$ �� � *�$ �� � 4�$ �� ?�$ �� ` �$ W� � ��$ W� � ��$ W � �$ W 5% �� @ .5% �� � % �� 1�$ D� � ?�$ �_ � L�$ �! � Z�$ �! @ h�$ �! � x�$ � @ =5% � � �$ �! % �! � * % �! < % �! � ��$ �! ��$ �! � �$ � Q5% � ` _5% � p g�$ � � f % � � { % � � � % � � � % � � % � � % � � % � � % � % � '% � C% � `% � q% W� �% B �% |� @ m5% � �5% � 0 �% B @ �% A ` �% B � �% A � �% B � % B � �5% 2� �5% B �5% B @ �5% B ` Q% B � ��$ � � ��$ � � ��$ B � ��$ � � ��$ � � �5% B �5% B \% @ h% �� H r% B ` {% B � �% 2� � �% � @�$ �� � �$ �� � �5% �� ! 7�$ �� @! 6% �� p! �% � �! �% � " +6% � `" @6% W� p" % B �" з$ �� �" ݷ$ �� �" �$ �� �" �% # �% `� # L6% � # Y6% �� # j6% �� ' }6% � + �6% ^ @+ �6% ^ �+ �6% ^ , �6% ^ `, �6% }� �, �6% �� / 7% �� �0 7% }� `2 #7% }� �4 67% }� 7 J7% �� �9 Z7% �� : j7% �� �: z7% �� `; �7% �� < �7% �� �< �7% �� @= �7% �� �= �7% �� �> �7% �� ? E% B �? R% B �? �7% 5^ @ �% v� �@ 8% �� A �% �� �A �% E �% (E �% W� 0E % E� @E ��$ F� G �$ G� `G �$ H� �G % I� H
8% �� �H #% �� I 0% <� �L ;% @� �P P% >� `Q 8% 9� U m% 9� X 18% 9� [
% 9� ^ �% a �% `� a L8% � a �% � a % � �a '% � �b _8% J� `c s8% � �d �8% B `f �8% �� �f �8% B �f �8% B g �8% B g �8% B @g 9% B `g 9% B �g #9% B �g )9% B �g /9% B �g 59% B h ;9% B h A9% B @h I9% �� `h _9% �� �h v9% i �9% (i �9% � 0i �9% B @i �9% B `i �9% B �i �9% B �i �9% B �i
:% B �i :% B j 0:% B j C:% B @j Y:% B `j e:% B �j q:% B �j �:% B �j �:% B �j �:% B k �:% B k �:% B @k ;% � `k ";% � pk ?;% B �k Y;% B �k q;% B �k �;% � �k �;% � �k �;% l �;% �� l �;% l �;% (l <% W� 0l $<% @l 7<% Hl K<% Pl ^<% Xl r<% � `l �<% � pl �<% � �l �<% � �l �<% � �l �<% � �l �<% � �l �<% � m �<% � �m �$ B �m ʞ$ �� n Z� x� �� �� �� v� A �% C�
=% =% /=% :=% A=% H=% ( T=% 0 d=% 8 n=% @ |=% H �=% P �=% X �=% ` �=% h Ϙ$ �� p �=% B � �=% L� 2 ��$ B �$ �� �% W� �% W� @ �=% B ` % W� � �=% O� � N% Y% ( d% 0 �$ 8 �$ @ �$ H ��$ P !�$ X *�$ ` 7�$ h ?�$ p G�$ x �$ � �$ � �$ � >% � {% � {�$ � ��$ � � y�$ � �% @ ��$ H ��$ � P �% ` �$ �p h ��$ � ��$ � ��$ W� � >% B � �% B � �% �% �� >% B >% B @ ,>% B ` 8>% B � D>% B � S>% B � g>% � q>% � {>% W� � % P� ʞ$ �� � M� B 4 % N� 1 h ��$ W 9�$ � @ �% � ` �% � p �% � � �% � � ��$ �_ � Y�$ �_ ` e�$ �_ w�$ �_ � ��$ � � ��$ � � ��$ � � �$ � � ;% � � �$ � � Y% B !�$ 2�$ ( D�$ � 0 ��$ �_ @ d�$ � {�$ � ��$ � �>% � 0 m% �_ @ x% � �% � �% � �% � 0 �% � @ �% � P % � ` +% � p �% \� � a% � x% � �>% � � �>% B <% � @ S% � P k% � ` �% � p D�$ � � ��$ W � �$ � � �>% � � �>% l� ʞ$ �� @
�>% R� t �>% B� % K� � �>% S� �o ( % Q� { ��$ T� < �$ � ��$ � ` �$ � p ��$ � � ��$ � � ��$ � � 3 % � � O % � � 5�$ � � K�$ � � a�$ � � w�$ � ?% � u % � { � 0 ?% � @ 3?% � P U?% � ` x?% � p �?% � � �?% � � �?% � � �?% � � @% � � 6@% � � O@% � � i@% � � �@% � �@% � �@% � �@% � 0 � % B @ � % W ` � % W � M�$ � � `�$ � � �@% � � % � ��$ B ��$ � @ � % � P � % �_ ` � % � %�$ 0 .�$ 8
% @ Ϙ$ `� H
% � P ��$ W� ` %
% : W� ��$ 5^ �$ 5^ � �$ 5^ H�$ � � v�$ � � >
% � � P
% � � h
% B � �
% B ��$ V� � ��$ X� �$ �� ʞ$ �� � ��$ Y� l ��$ ��$ Ҭ$ ڬ$ �$ #�$ ( .�$ � 0 @�$ � @ P�$ � P j�$ B ` ~�$ B � ��$ B � ��$ B � ��$ B � ��$ ��$ �$ �$ ,�$ % ( R�$ � 0 e�$ � @ v�$ � P ��$ B ` ��$ B � ��$ B � ��$ B � ��$ B � ��$ �� �$ �� � %�$ � � 7�$ � P _�$ [� � �$ \� ʞ$ �� ` "�$ ]�
A%
*A% SA% oA% �A% �A% �A% �A% B% >B% [B% rB% �B% �B% �B% C% *C% SC% ~C% �C% �C% �C% /D%
^D% �D% �D%
�D% E% EE% `E% ~E% �E% �E% �E% � �� �3 �� Z � )� c� \� c� P�$ �� " A � �E% � � �� -
F% ( )F% � 0 CF% � @ UF% � P qF% � ` �F% � p �F% � � �F% � � �F% � � ��$ B � ʱ$ B � � � ��! B T�$ ڱ$ � ( �$ � 8 �$ � H x$ � X �3 e� h l�$ b� � T�$ U� * � �F% G% >G% \G% �G% �G% U� 7� X� \� S� d� � :�
o� K� �G% � �G% �G% s� @ 0� �G% H% H% 0H% JH% fH% �H% @�H% ��H% �H% �H% �H% �� Z� {� r� � �
{� .� � �I% �I% B �I% B �I% B @ �I% B ` �I% 8 � J% 8 � )J% 8 � ;J% 8 � NJ% � `J% ~J% �J% �J% �J% K% 1K% [K% �K% �K% �K%
�K% L% 2L%
RL% pL% �L% �L% �L% M% 5M% ]M% �M% �M% �M% �M% N% IN% vN% �N% �N% �N% �N% !O% ! HO% " vO% # �O% $ �O% % �O% &
P% ' 3P% ( TP% ) sP% * �P% + �P% , �P% -
Q% . 3Q% / ^Q% 0 �Q% 1 �Q% 2 �Q% 3 �Q% 4 �Q% 5
R% 6 0R% 7 NR% 8 lR% 9 �R% : �R% ; �R% < S% = &S% > KS% ? sS% @ �S% A �S% B �S% C �S% D T% E %T% F DT% G lT% H �T% I �T% J �T% K U% L #U% M >U% N SU% O oU% P �U% Q �U% R �U% S �U% T V% U AV% V `V% W �V% X �V% Y �V% Z �V% [ W% \ 8W% ] _W% ^ W% _ �W% ` �W% a �W% b �W% c X% d (X% e IX% f uX% g �X% h �X% i �X% j Y% k 9Y% l hY% m �Y% n �Y% o �Y% p �Y% q �Y% r Z% s 3Z% t RZ% u iZ% v ~Z% w �Z% x �Z% y �Z% z [% { [% | @[% } a[% ~ �[% �[% � �[% � �[% � \% � ,\% � L\% � ~\% � �\% � �\% � �\% � �\% � ]% � 1]% � \]% � �]% � �]% � �]% � ^% � *^% � P^% � r^% � �^% � �^% � �^% � _% � 1_% � W_% � �_% � �_% � �_% � �_% � `% � H`% � ^`% � ~`% � �`% � �`% � �`% � a% � Ia% � qa% � �a% � �a% � �a% � �a% � b% � Db% � fb% � �b% � �b% � �b% � �b% � c% � 9c% � Tc% � xc% � �c% � �c% � �c% � d% � 3d% � Sd% � }d% � �d% � �d% � �d% � e% � !e% � 6e% Ve% e% 6e% �� �e% �e% B ��$ B ��! B @ ��! B ` �e% B � �e% B � �e% �� �e% f% B f% B f% B @ %f% B ` 5f% B � ?f% B � Mf% [f% B �" B gf% B @ sf% B ` t#! B � *&! B � f% � �f% "� �f% B � �f% �� �f% �� � �f% B � �f% B � g% B � "g% B � 3g% B Eg% B _g% � @ kg% B ` tg% B � �g% B � �g% B � �g% B � �g% � �g% B �g% 8 @ �g% � P �g% B ` �g% B � h% B � h% B � h% 8 � 5h% ��
�� Gh% � �� � �� @ Zh% � 6 B ih% �� @ uh% �� � �� @ >�$ �� � a� �� � �" �� F� �� � �h% �� � I�$ �� R�$ �� @ ]�$ �� �
�� �� �h% �h% �h% �h% �h% i% i% 7i% Li% gi% �i% �i% �i% �i% j% Gj% @ tj% � �j% �j% �j% k% 7k% Vk% wk% @ �k% � �k% �k% l% Dl% cl% �l% K}$ �� �� T}$ @ _}$ 8 ` o}$ 8 h �l% +� �l% �l% �l% m% m% 8 ,m% 8 =m% �� Om% @ cm% ` xm% 8 � �m% �m% 8 �~$ �z �� �m% �m% 8 �m% 8 �m%
( \� )� $ @ $ ` *$ � ;$ � Q$ � Y$ � f$ O�! n% n% 8 /n% 8 <n% Qn% _n% B dn% B in% tn% �n% �� �n% , B �� m� �n% j B � B �n% , B �w �� �� �n% _�$ B o% B o% B @ o% s�! B x�! B � B @ ;o% , �w �� �� bo% �o% B � B �o% , B �w �� �� �o% (! B (! B � B @ �o% , B �w �� �� p% , �w �� �� 'p% ;p% Qp% gp% }p% � � / �p% �� @ �p% �� � �p% �� � �p% �� �p% �� @ �p% �� � �p% �� � �p% �� q% �� @ *q% �� � Dq% �� � \q% �� mq% �� @ �q% �� � �q% �� � �q% �� �q% �� @ �q% �� � �q% �� �
r% �� %r% �� @ 2r% �� � ތ$ �� � Er% �� Xr% �� @ lr% �� � ~r% �� �
��
�� �� �r% > }` W I ! B @ �{ B ` {I% B � �r% 8 � �r% 8 � �r% 8 � �r% � � �r% B � �5 W �r% 8� @ �r% X � �r% B � �r% W �r% 8 @ ��! �� ` s% B �$ �� @ ��$ �� ` %s% �� � 4/ B � 7s% W � ?s% �� Ss% W
[s% W @
gs% 9� �
�! 8 �
ts% �� �
8�! ,� �s% :� � �s% ;� {� �� @ A�! B � �s% 5� � �s% 8 �s% B @ �s% 8 ` �s% B � �s% 6� � �." B H�! �� @ t% �� � `�! �� � h�! �� ��$ �� @ Kq B � t% 8 � (t% 8 � ߅$ B � 6t% B � ۄ$ B �$ B �$ 8 @ v�$ B ` �$ B �
$ B � Qt% �� � bt% �� � st% 8 @ �t% B ` �t% B � P�$ � ��
�� B ��
B �� ��
�� � ��
�� � B ��
�� ��
B B B ��
B B ��
8 �� ��
�� W ��
�� A � 8 �� �t% \ � �t% �� �t% �� @ �t% �� � �t% �� � �t% �� ��$ �� @ u% �� � 'u% �� � Gu% �� hu% �� @ yu% �� � �u% �� � �u% �� �u% �� @ �u% �� � �5! �� � �5! �� �u% �� @ �u% �� � x�$ �� � ��$ �� v% �� @ +v% �� � @v% �� � Wv% �� nv% �� @ �v% �� � �2! �� � �2! �� �2! �� @ �2! �� � 4! �� � �3! �� �v% �� @ �v% �� � �v% �� � �v% �� w% �� @ 1w% �� � Ew% �� � Tw% ��
�3! �� @
hw% �� �
6! �� �
'6! �� F6! �� @ e6! �� � �6! �� � �w% �� �w% �� @ 3! �� � 03! �� � 3! ��
�w% �� @
Z3! �� �
f3! �� �
r3! �� ~3! �� @ �3! �� � �w% �� � �w% �� �6! �� @ C7! �� � �w% � � �w% � �$ � @ -5! � � D5! � � r5! � [5! � @
5! �� � x% �� � x% �� �$ �� @ �6! �� � 7! �� � )7! �� 0x% �� @ Lx% �� � +�$ �� � w7! � �7! � @ �7! � � �7! � � �5! � hx% � @ �5! �� � �7! � � 8! �� sx% �� @ 8! � � �x% �� �
��
�� �� �� �� ��
�� �� ��
�� �� �� ��
�� �� ��
�� 8 ��
B �� 8 ��
�� X ��
�� ?^ ��
�� �� � ��
�� B ��
�� � ��
�� �� �� � ��
�� B 8 8 8 ��
�� �� ��
�� �� �� B �� �� ��
�� �� �� �� ��
�� �� �� ��
�� �� �� ��
�� �� �� ��
�� �� ��
�� �� B ��
�� �� / � ��
�� �� / ��
�� 8 ��
�� W � ��
�� � �� ��
�� B B B B B �
�� / �
�� � B �
�� �� � B �
�� � ��
�
�� ��
�
�� �
�� �� �
�� �� �
�� �� �
@ �� � �x% �x% �� �x% �� @ �x% �� � y% � �
�
�� �� n � +y% � 0y% B 8y% � >y% � Dy% � Jy% � � ay% , B �w !� � wy% �y% B � B �y% , �w $� "� �y% " @ �y% � �y% � �y% � �y% � 0 z% � @ %z% � P 5z% � ` Fz% � p bz% � � mz% � � �z% � � �z% � � �z% � � �z% � � �z% � � �z% � �
{% � ${% � 9{% � S{% � 0 m{% � @ �{% � P �{% � ` �{% � p �{% � �{% � �{% �
|% � |% � ,|% � >|% � M|% B � _|% � p|% � ~|%
$ A�! L�! � \�! B i�! B @ �! B ` ��! B � ��! B � ��! B � ��! B � ! B �|% (! B !(! B �$ B @ ��! � ` ��! � p �|% � � �|% � � �� �� &� %� �|% � t�! )� ��! )� @ ��! )� � ��! )� � �|% )� ��! (� @ ��! (� � ��! '� � Ӌ! '� ` �! B ��! B �! B @ �! B ` 3�! -� � �|% .� � �! /� �! 0� @ Z�! 1� � 6�! 2� � }% *� }% +� @ "}% )� � � �� �� �� �� #� =}% I}% 8 P}% p}% B y}% B @ �}% , ` �}% � �}% � �}% � �}% � 0 �}% � @ �}% � P �}% ` �}% B � �}% � � �}% � ~% � � ~% � � %~% � � 2~% � � E~% � \~% � z~% � �~% � 0 �~% � @ �~% � P �~% � ` �~% � p �~% � � �~% � � �~% � � % � � % B � (% � <% � N% � � \% � m% � }% � �% � 0 �% � @ �% � P �% ` �% h �% p �% B � �% B � �% � � 5�% � � N�% � � g�% p ��% ��% ��% ��% ��% 3� ��% 4� � ׀% �% B ��% B ��% B @ ��% B ` �% 7� �� �� � +�% @�% G�% N�% U�% b�% B l�% B @ v�% t ��% >� ��% <� ��% B ` ��% B � <� Ł% t ��% >� ��% <� �% B ` �% B � ��% � ��% >� ��% <� �% <� ` *�% B � 8�% B � E�% � ��% >� ��% <� �% <� ` d�% B � r�% B � �% � ��% >� ��% <� �% <� ` ��% B � ��% B � ��% � ��% >� ��% <� �% <� ` % B � �% B � �% � �% =� �% ?� � .�% @� @ A�% A� @ T�% B� @ g�% C� @ z�% ��% ��% у% �% �% 8�% _�% ��% ��% τ% ��%
�% I�% o�%
��% ��% �% �% ;�% d�% ��% ��%
E� چ% ( B /� @ 9� W � �% E� � �� �� ��% � B o� B �% �7 B (�% J� H� B�% � N�% c�% y�% � ��% � ��% � 0 ɇ% � @ ؇% � P �% � ` �% � p 5�% � � K�% G� � V�% G� a�% G� @ q�% L� � �% L� � ��% M� � G� G� � B `� B ��% N� ��% ' ^ � � g O� ~! B ` ��% P� ��% ��% � � S� Q� F�
T� K� G� R� P� I� Ԉ% ͂ B ��! B .x 8 @ �% p � B �r B B @ �% B ` �w ]� � [�
�%
j B 8�% ?�% ( H�% 0 P�% � @ ��! � P �|% � ` ��! � p [�% � � `�% � g�% � r�% � ~�% B �
�% ^� ��% , B �w a� _� ��% `� ��%
x�! B s�! B ��! B @ �% B ` �% B � �% � ��% � � ��! � � �|% � � `�% � ��% c� �% , B �w f� d� �% e� 3�%
T�% � b�% � i�% � t�% � 0 �% � @ 3�% h� ��% , B �w k� i� ��% % ̊% % � � � �% B @ ��% l� �% , B �w o� m� �% �% � 7�% B F�% B P�% B X�% q� v�% B X�% r� ��% ��% B &�! B F�% s� @ ��% ` % h ҋ% p ��% t� � �% B �% B P�% B �% v� v�% B �% w� �% 1�% W�% �% y� �% ��% x� ��% B ��% B @ Ȍ% B ` �! B � Ҍ% B � ی% B � ߌ% B � �% {� �% �% B �% B 4�% z� @ �% }� H�% o� � h�% B H�% � q�% , B ��% B ��% B @ �w �� ` �� ��% � ��% B % �� ��% �� ʍ% l� � �% ʍ% �� ��% �
G �� �% �� &�% �� �R �� �� ��% ��
�� 5�% U�% � h�% 5�% �� ~�% ��% w� ��% w� ю% w� �% �� �% ` %�% �� x� .�% �� F�% ( L �y% � �y% � �y% � �y% � 0 z% � @ %z% � P 5z% � ` Fz% � p bz% � � mz% � � �z% � � �z% � � �z% � � �z% � � �z% � � �z% � �
{% � ${% � T�% � 9{% � 0 S{% � @ m{% � P l�% � ` �{% � p �{% � � �{% � � �{% � �{% � �{% �
|% � |% � ,|% � >|% � ��% � ��% � ��% � M|% B ��% � ҏ% � 0 �% B @ ��% �
�% �� �% �� @ -�% �� � ?�% �� � ��! (� ��! (� @ R�% (� � f�% (� � ��! '� Ӌ! '� � �|% )� @ }% *� � }% +� � {�% �� ��% �� @ ��% �� � ��% �� � ��% �� b�$ �� @ ̐% �� � א% � � �% � � ��% � � �% � � &�% � :�% � `� �� e� j� n� p� S�% ]�% k�% y�% ��% ��% ��% ��% Ñ% Ց% �% �% �% %�% 3�% C�% P�% ]�% w�%
��% ��% ��%
��% Ғ% �% ��% �% '�% <�% P�% f�% {�% ��% ��% ��% Ǔ% Փ% �% $ ��% B ��% A �% A @ �% B ` .�% B � :�% B � C�% B � L�% B � Z�% B �% �� e�% +y% v�% |�% ��% e�% �� ��% ��% ��% � � ��% �� ��% Ք% �� �� ��% �� �% �% � �% � � { �� ( �% �� �% /�% �� �� �% �� D�% _�$ � Q�% { D�% �� V�% a�% �� �� V�% �� i�% , ��% �� ��% B ��% @ ��% H ��% � P ɕ% B ` ٕ% B � �% B � ��% B � �% B � �% B '�% /�% ( @�% 0 S�% 8 f�% @ m�% H v�% P ��% X i�% �� ��% 0 ��$ B ��% �� ��% B @ '�% ` /�% h ��% p { x ��% B � ��% B � ɕ% B � ٕ% B � �% B ��% B �% B @ �% B ` ��% �� ̖% �% B �% B ߖ% � @ �% P ��% X �! B ` ̖% �� �% @ ��% �� �% B %�% B @ 3�% ` A�% h P�% p Z�% x h�% � u�% � S�% � @�% � f�% � m�% � v�% � { � ��% � � /�% � : � ��% B � ��% B ��% B ��% B @ ��% B ` ʗ% B � ٗ% B � �% B � �% B � �% �� �% з$ ݷ$ @�%
�% �% B �% B @ �! B ` �% �� (�% Q�% B a�% B r�% @ { �� H (�% �� ��% � �w �� �� ��% �� ��% �$ B )�$ B ��% �� @ ��% ` ɘ% h { W� p ��% �� % l�% B ��% �� �% @ { �� H % �� ��% a � �% �� &�% �� :�% �� @ L�% B ` X�% B � a�% B � k�% B � u�% �� � ��% �� ` ��% B � ��% B ��% B ��% B @ ʙ% �_ ` ԙ% �_ ` �% �! ` �% � ��% ` �% � (�% ` :�% � L�% `
_�% �
u�% �
��% �
��% �
��% ��% ˚% ٚ% �% ��% ( �% 0 �% 8 �! 5^ @ &�% �� � 4�% �� � D�% �� � P�% �� � Z�% �� �$ d�% �� @& m�% �� @* v�% �� @- �% �� @0 ��% �� @3 ��% B �3 Q�% �� �3 C�% �7 P�% �7 ��% �7 ��% �7 ��% 8 Ǜ% 8 �% 8 ��% 8 �% 8 �% (8 0�% � 08 E�% � @8 Y�% P8 i�% X8 ��% � `8 ��% p8 ��% x8 ��% � �8 ɜ% � �8 ۜ% �8 �% �8 ��% �8 �% �8 �% �8 �% �8 �$ �8 &�% �8 0�% � �8 @�% � �8 U�% � 9 `�% � 9 j�% � 9 {�% � 09 ��% �� @9 ��% �� 0: ��% ; ��% (; ��% 0; Ɲ% 8; Н% �� @; ܝ% B `; ]�% B �; �% B �; ��% �; �% �; )�% �; { `� �; ?�% � �; R�% �� < j�% �� �< �� �� �� �� �� � ��% �� z�% ��% � l� � z�% �� ��% @ o� � ��% �� ��% D G � �� � �� � �� �� �� ��% �� ֞% $ �% � ��% � ��% � �% � 0 �% � @ �% � P �% � ` #�% � p *�% � � 3�% � � =�% � � I�% � � R�% � � \�% � � d�% B � r�% � y�% ��% ֞% �� ��% < ��% ��% ɟ% ݟ% �% � �% 0 '�% 8 0�% @ @�% H S�% P �! X f�% ` d�$ � � {�$ � � ��$ � |�% � ��% ��% � ��% � �$ W� � ��% � � Ġ% � � ޠ% B /� @ 9� W � �� �� � �% p V�% �� ��% �� T{! ��
�% B @ �% B ` *�% B � =�% B � M�% B � ]�% B � p�% ��% B ��% B @ ��% X ��% B �� B � �� @ �� ơ%
L ء% �% ��% !�% *�% <�% ( R�% B @ ^�% B ` q�% �� � z�% �� p
�� ��% D ��% B % �
�� ��% � G �� ��% � �% �� &�% �� " �� ��% @ ��% �� ˢ% �� � ۢ% �� A �% �� �A ��% �� �C �% �� �C �% �� �M
�� �� !�% 6 � j5 � +�% B ;�% B @ J�% B ` ^�% B � q�% B � � � ��% � � �� ��% ��% # ƣ% # @ ף% # � �% .x 8 o� B t� B @ ��% d , B ��$ �� �� �% X �% �� +�% �� 6�% �� @ G�% �� ` R�% �� � ^�% �� � i�% < ~�% B ��% B ��% B @ ��% B ` Ф% B � �% B � �% B � �% B � �% B 3�% B F�% B @ V�% B ` h�% B � z�% B � ��% B � ��% " , � ��% �! ��% �! � ��% ӥ% � �% � ��% �
�% � 0 �% B @ 0�% B ` B�% � � X�% � � o�% ��% B ��% B �#! B @ ��% æ% B צ% B �% B @ ��% B ` �% B � )�% B � >�% B � S�% )� � \� � h�% � , B �w �� _� ��% � ��% \� ��% \� � ٧% �� �% �� �% B @ �% B ` #�% B � ,�% A�% N�% [�% j�% � x�% 0 ��% 8 ��% @ ��% � P ��% �� B �� B ɨ% D , B �w �� �� �% l h �+% �� �% �� � ��% �� �% P�$ �� ; �% �� @= !�% B @> >�% B `> V�% B �> f�% B �> v�% B �> ��% B �> ��% �� ? ��% 8 �@ ũ% � �@ ϩ% 8 A �% � A �% � A �$ B @A �% B `A �% B �A �% �� �A )�% �� �B 7�% �� �C G�% B �D T�% B E b�% B E p�% � @E ��% � PE ��% � `E ��% � pE ª% 8 �E Ѫ% �� �E �% 8 @F ��% 8 HF �% 8 PF �% 8 XF +�% 8 `F =�% 8 hF Y�% 8 pF
�% B �F n�% B �F |�% �� �F ��% �� O ��% �� �W ��% �� �_ ˫% B @h ܫ% B `h �% B �h ��% B �h �% B �h �% � �h &�% �h 6�% �h E�% 8 i T�% 8 i s�% 8 i ��% B i ��% 8 @i ��% 8 Hi ɬ% 8 Pi լ% B `i �% 8 �i �% 8 �i �% 8 �i <�% 8 �i [�% B �i i�% B �i ��% �i ��% �� j ��% �� �j ��% �� @k ԭ% B l �% B @l �% B `l �% B �l 1�% B �l C�% �� �l X�% �� �l n�% �� m ��% �� m ��% 8 @m ��% 8 Hm Ԯ% B `m �% B �m �% B �m %�% 8 �m 1�% 8 �m A�% 8 �m Q�% 8 �m k�% 8 �m z�% 8 �m ��% B n ��% B n ��% B @n ��% 8 `n ǯ% B �n �% 8 �n ��% B �n
�% B �n #�% � o 4�% � o D�% B o N�% �� @o f�% B �o w�% B �o ��% 8 �o ��% �� �o ʰ% �� p
�� ��
�� ,�
�� 1^
� u� �� ~� |� �� �� �� �� �� �� �� �� �� �� �� �� �� �� �� ,� �� g� �� �� �� �� b� �� �� �� �� q�% �� �% $ ��% B ��% A �% A @ �% B ` .�% B � :�% B � C�% B � L�% B � Z�% B �% "� $�% 0�% 6�% <�% B�% H�% N�% T�% Z�% `�% p�% , ��% B ��% B ��% @ ��% H ��% � P ɕ% B ` ٕ% B � �% B � ��% B � �% B � �% B '�% /�% ( @�% 0 S�% 8 f�% @ m�% H v�% P ��% X
%� p�% %� ��% 0 ��$ B ��% B ��% B @ '�% ` /�% h ��% p { x ��% B � ��% B � ɕ% B � ٕ% B � �% B ��% B �% B @ �% B ` ��% (� ��% �% B �% B ߖ% � @ �% P ��% X �! B ` ��% *� ��% ��% B �% B %�% B @ Z�% ` Ա% h S�% p @�% x f�% � m�% � v�% � { � ��% � � /�% � ޱ% � ��% ,� �% з$ ݷ$ @�%
�% �% B �% B @ �! B ` �% .� �% Q�% B a�% B r�% @ ,�% H 2�% P { X �% 0� 8�% � �w 3� 1� \�% �$ B )�$ B ��% B @ ��% ` ɘ% h { W� p \�% 4� t�% l�% B ��% B �% @ { �� H t�% 6� ��% u ` �% #� &�% #� :�% #� @ L�% B ` X�% B � a�% B � k�% B � u�% �� � ��% �� ` ��% B � (�% :�% � L�% _�% � u�% � ��% � ��% � ��% � ��% � ˚% � ٚ% � �% � ��% � �% � ��% � �! 5^ � &�% 9� ` 4�% -� ` D�% :� P�% ;� Z�% )� d�% <� � m�% =� � v�% =� �" �% =� �% ��% +� �( ��% B ) Q�% �� @) C�% @- P�% H- ��% P- ��% X- ��% `- Ǜ% h- �% p- ��% x- �% �- �% �- 0�% � �- E�% � �- Y�% �- i�% �- ��% � �- ��% �- ��% �- ��% � �- ɜ% � �- ۜ% . �% . ��% . �% . �% . �% (. �$ 0. &�% 8. 0�% � @. @�% � P. U�% � `. `�% � p. j�% � �. {�% � �. ��% � �. Dz% � �. ߲% � �. ��% � �. �% � �. &�% � �. =�% � / r�$ � / ~�$ � / Q�% � 0/ _�% � @/ m�% � P/ .�$ � `/ ��$ � p/ {�% �/ ��% �/ ��% �/ ��% �/ ³% �/ ͳ% �� �/ ճ% B �/ �% B �/ ��% 0
�% 0 �% 0 /�% 0 >�% 0 N�% (0 ^�% W� 00 w�$ �� @0 ��% �0 ��% �0 ��% �0 Ɲ% �0 h�% � �0 q�% � �0 ܝ% B �0 ]�% B �0 �% B 1 ��% 1 �% (1 )�% 01 �% 81 ?�% � @1 R�% �� �1 j�% �� 2 '� -� /� 5� 7� ��% 8� {�% $ �% � ��% � ��% � �% � 0 �% � @ �% � P �% � ` #�% � p *�% � � 3�% � � =�% � � I�% � � R�% � � \�% � � d�% B � r�% � y�% Ϙ$ {�% ?� ��% ��% A �L B ��% � @ ��% P ��% X ��% A� ��% # � ִ% � �% � @ ��% � � ��% � ��% � ɟ% � ݟ% � �% � � �% � '�% � 0�% @�% S�% �! f�% d�$ � � {�$ � � ��$ � � |�% � � ��% � ��% ` ��% h �$ W� p ��% � � Ġ% � � �% �� � { � � �% D� � �% B� �% B� ` (�% B� � ,�% B 9�% � @ J�% � P W�% B ` B� j�% ��% ��% �% '�% 0�% ��% (
E� {�% � ��% �� ˢ% 8� � ۢ% *� �6 �% C� 7 ��% H� �< F� ��% ��% � ��% � ��% � ҵ% � �% � ��% � �% � $�% � F�
J� &�
L� !� G� %� ,� 8� 0� >� *� 4� �� H�% f�% v�% ��% ��% ( ��% 0 ��% 8 ��% @ ̶% P p" ` ۶% p �% � ��% � H�% X� �% 5�% C�% M�% � W�% � i�% � 0 {�% @ � \� Z� ��% P ��% B ӷ% B �% B @ �% � ` *�% � p J�% � � k�% B � ��% B � ��% B � ��% B ڸ% B ��% B @ �% B ` .�% � � L�% B � i�% B � ��% � � ��% B ��% � ӹ% 0 �% 8 �% @ -�% H I�% � P ]�% ` ��! h �% $ ��% B ��% A �% A @ �% B ` .�% B � :�% B � C�% B � L�% B � Z�% B �% ^� e�% B ��% ��% A �� A �� A @ ; B ` ��% a� ��% ��% ^ ĺ% � ` Ѻ% � p ߺ% � � �% � � �% � � ��% c� �% *�% �! �% e� 6�% E�% Q�% Y�% � a�% � q�% � 0 6�% g�
h� ��% ��% B ��% � ��% � 0 ��% � @ ��% P ��% X ��% � ` ͻ% � p % � � �% � � ��% � � �% � � ��% j� �% 8 ��% `� ��% ��% ( ��% � 0 ɕ% B @ ٕ% B ` �% B � �% B � '�% � { � @�% � S�% � f�% � m�% � v�% � ��% � 3�% k� �% l�
m� ?�%
0 ��$ B ��% `� ��% B @ '�% ` /�% h ��% p { x �% B � �% B � 3�% k� � ?�% o� X�% �% B �% B ߖ% � @ �% P ��% X k�% � ` �! � p X�% q� v�% ��% `� �% B %�% B @ Z�% ` S�% h @�% p ��% x f�% � m�% � v�% � ��% � ��% � � /�% � �! � v�% s�
t� ��% з$ ݷ$ @�%
�% �% B �% B @ k�% � ` �! � p ��% v� ��% Q�% B a�% B r�% @ { �� H ��% x� �% � �w {� y� �% �$ B )�$ B ��% `� @ ��% ` ɘ% h { W� p �% |� #�% l�% B ��% `� �% @ { �� H #�% ~� >�% e \ �% _� &�% _� :�% _� @ L�% B ` X�% B � a�% B � k�% B � u�% �� � ��% �� ` ��% B � (�% :�% � L�% _�% � u�% � ��% � ��% � ��% � ��% � ˚% � ٚ% � �% � ��% � �% � ��% � V�% � a�% � k�% � �$ � w�% � ��% � ��% � �$ � 0 �! �� @ &�% �� ` 4�% t� ` D�% �� P�% �� Z�% p� d�% �� � m�% �� �" v�% �� �% �% �� �( ��% r� �+ /�% � , ��% B - Q�% �� @- C�% @1 P�% H1 ��% P1 ��% X1 ��% `1 Ǜ% h1 �% p1 ��% x1 �% �1 �% �1 0�% � �1 E�% � �1 Y�% �1 i�% �1 ��% � �1 ��% �1 ��% �1 ��% � �1 ɜ% � �1 ۜ% 2 �% 2 ��% 2 �% 2 �% 2 �% (2 �$ 02 &�% 82 0�% � @2 @�% � P2 U�% � `2 `�% � p2 j�% � �2 {�% � �2 ��% �� �2 ��% �� �3 ��% � �4 Dz% � �4 h�% � �4 q�% � �4 r�$ � �4 ~�$ � �4 ]�% B �4 �% B 5 ��% 5 �% (5 )�% 05 �% 85 ?�% � @5 R�% �� �5 j�% �� 6 ��% B 7 ��% �� 7 ̽% �� 9 ߽% �� : m� t� w� }� � h� b� B� >�% ��
�� �% $ �% � ��% � ��% � �% � 0 �% � @ �% � P �% � ` #�% � p *�% � � 3�% � � =�% � � I�% � � R�% � � \�% � � d�% B � r�% � y�% Ϙ$ �% �� �% # � ִ% � �% � @ ��% � � ��% � ��% � ɟ% � ݟ% � �% � � �% � '�% � 0�% @�% S�% �! f�% d�$ � � {�$ � � ��$ � � |�% � � ��% � ��% ` ��% h �$ W� p ��% � � Ġ% � � �% �� � { � � �% D� � �% B� �% B� ` (�% B� � ,�% B 9�% � @ J�% � P W�% B ` "�%
L ��% ��% �% '�% 0�% ��% ( 8�% B @ ܝ% B ` ��% �� � ��% �� p
�� C�% Y�% B o�% B ��% � ��% �� ��% � ˢ% �� � ۢ% q� h> �% �� �> ��% �� �D ��% �� �F ��% �� �F �% �� �G �� �� ��
�� i�
�� n�
�� ]� Y� [� �� l� s� �� �� y� k� �� q� `�
�� ־% $ ��% B ��% A �% A @ �% B ` .�% B � :�% B � C�% B � L�% B � Z�% B ־% �� �% _�$ � �% � �% � Q�% 0 { 8 �% �� (�% 0 E�% B M�% B ��% B @ ��% ` ��% h ��% � p ɕ% B � ٕ% B � �% B � ��% B � �% B �% B '�% @ /�% H @�% P S�% X f�% ` m�% h v�% p ��% x (�% �� [�% 4 ��$ B E�% B M�% B @ ��% B ` '�% � /�% � ��% � { � ��% B � ��% B � ɕ% B � ٕ% B �% B ��% B @ �% B ` �% B � [�% �� t�% �% B �% B ߖ% � @ �% P ��% X �! B ` t�% �� ��% H E�% B M�% B ��% B @ �% B ` %�% B � 3�% � A�% � P�% � Z�% � h�% � u�% � S�% � @�% � f�% � m�% � v�% � { � ��% � /�% : ��% B ��% B @ ��% B ` ��% B � ��% B � ʗ% B � ٗ% B � �% B �% B ��% �� ��% з$ ݷ$ @�%
�% �% B �% B @ �! B ` ��% �� Ŀ% Q�% B a�% B r�% @ { �� H Ŀ% �� �% � �w �� �� �% �� �% H � �% �� &�% �� :�% �� @ L�% B ` )�% B � 9�% B � K�% B � \�% B � ��% B ��% B ��% B @ l�% �� ` v�% �� ` ��% �� ` _�% ` u�% h ��% p ��% x �! �� � &�% �� 4�% �� D�% �� ` P�% �� ` Z�% �� `$ ��% B & Q�% �� & ��% * Ǜ% (* �% 0* ��% 8* �% @* �% H* 0�% � P* E�% � `* Y�% p* i�% x* ��% �* ��% �* ��% �* � �* ��% � �* ɜ% � �* ۜ% �* �% �* ��% �* �% �* �% �* �% �* �$ �* &�% �* 8�% B + ��% � + ��% � 0+ j�% � @+ {�% � P+ ��% �� `+ ��% �� P, ��% @- ��% H- ��% P- Ɲ% X- h�% � `- q�% � p- ��% � �- { � �- ܝ% B �- ]�% B �- �% B �- 0�% � . @�% � . U�% � . `�% � 0. �� �� �� �� �� �% �� ��% ��% � l� � ��% �� �% @ o� � �% �� �% D G � �� � �� � �� �� �� �% �� ��% $ �% � ��% � ��% � �% � 0 �% � @ �% � P �% � ` #�% � p *�% � � 3�% � � =�% � � I�% � � R�% � � \�% � � d�% B � r�% � y�% Ϙ$ ��% �� �% T ִ% � �% � @ ��% � � ��% � ��% � ɟ% � ݟ% � �% � � �% � '�% � 0�% @�% S�% �! f�% d�$ � � {�$ � � ��$ � � |�% � � ��% � ��% ` ��% h �$ W� p ��% � � Ġ% � � -�%
L ء% A�% ��% !�% *�% <�% ( R�% B @ ^�% B ` q�% �� � z�% �� p
�� T�% D ��% B % �
�� i�% � G �� ��% � �% �� &�% �� " �� ~�% p ��% �� ˢ% �� � �% �� �1 ۢ% �� `4 ��% �� 5 �% �� @5 �% �� `?
�� �� �� �� �� �� �� �� �� �� �� �� �� �� �� �� �� ��% � B U B ��% ��
�� ��% �% B �% B �% B @ �% B ` �% m� � ��% ��
�� �� �
�� ��
�� �� �� �� �% &�% .�% 6�% @�% K�% Y�% ( j5 B � B On B @ /� � : W � �� �� i�% � � �� �� y�% � ��% �� ��% ��% ��% ��% ��% ��% ��% ��% �% �% (�% 5�% >�% N�% \�% m�%
w�% ��% ��%
��% ��% ��% ��% ��% ��% ��% ��% �% �% �% +�% <�% V�% `�% i�% x�% �� ��% ��% ��% i�% P � �� �� ��% P ��% �� �� ��% $ ��% B ��% A ��% A @ �% B ` .�% B � :�% B � C�% B � L�% B � Z�% B ��% �� ��% _�$ � �% � �% � Q�% 0 { 8 ��% � �% 8 ��$ B E�% B M�% B @ ��% B ` : W� � ��% � � ɕ% B � ٕ% B � �% B � ��% B �% B �% B @ '�% ` /�% h @�% p S�% x %�% � )�% � /�% � ��% � ��% � { �� � �% � <�% 4 ��$ B E�% B M�% B @ ��% B ` '�% � /�% � ��% � { � ��% B � ��% B � ɕ% B � ٕ% B �% B ��% B @ �% B ` �% B � <�% � T�% �% B �% B ߖ% � @ �% P ��% X �! B ` T�% � f�% H E�% B M�% B ��% B @ �% B ` %�% B � 3�% � A�% � P�% � Z�% � h�% � u�% � S�% � @�% � %�% � )�% � /�% � { � ��% � /�% : ��% B ��% B @ ��% B ` ��% B � ��% B � ʗ% B � ٗ% B � �% B �% B f�% � ��% з$ ݷ$ @�% Ϙ$ ��% B ��% B @ �! B ` ��% � ��% Q�% B a�% B r�% @ { �� H ��%
� ��% @ �w � � 0 ��% � ��% �$ B )�$ B E�% � @ M�% P ��% X ɘ% ` { �� h ��% � �% l�% B ��% � �% 0 �% 8 �% � (�% U � �% � &�% � :�% � @ L�% B ` )�% B � 9�% B � K�% B � \�% B � ��% B ��% B ��% B @ l�% � ` v�% � ` ��% � ` _�% ` u�% h ��% p ��% x ��% � ˚% � ٚ% � ��% � X�% B � �! 5^ � &�% � @ 4�%
� @ D�% � � P�% � ' Z�% � + d�% � �, m�% � �0 v�% � �2 �% � �4 ��% � �6 ��% B 7 Q�% �� @7 C�% @; P�% H; ��% P; ��% X; ?�% `; K�% h; W�% p; c�% x; ��% �; Ǜ% �; �% �; ��% �; �% �; �% �; 0�% � �; E�% � �; Y�% �; i�% �; ��% �; ��% �; p�% � �; ��% � < ɜ% � < ۜ% < �% (< ��% 0< �% 8< �% @< �% H< �$ P< &�% X< 0�% � `< @�% � p< U�% � �< `�% � �< �% � �< ��% � �< ��% �� �< ��% �� �= ��% �> ��% �> ��% �> Ɲ% �> h�% � �> q�% � �> ��% � �> { � �> ܝ% B ? ��% B ? � � �
� � � � (�% � ��% ��% � l� � ��% � ��% @ o� � ��% !� ��% � G � �� � $� � %� � "� ��% #� ��% $ �% � ��% � ��% � �% � 0 �% � @ �% � P �% � ` #�% � p *�% � � 3�% � � =�% � � I�% � � R�% � � \�% � � d�% B � r�% � y�% Ϙ$ ��% '� �% L ִ% � �% � @ ��% � � ��% � ��% � ɟ% � ݟ% � �% � � �% � '�% � 0�% @�% S�% �! %�% � d�$ � ` {�$ � p ��$ � � 8�% � � ��% � ��% ��% ( �$ W� 0 ��% � @ Ġ% � P K�%
L ء% A�% ��% !�% *�% <�% ( R�% @ ^�% ` q�% ,� � z�% ,� p
*� Z�% D ��% B % �
-� j�% � G �� ��% � �% 0� &�% $� " -� z�% �
�% B �% B *�% B @ =�% B ` M�% B � ]�% B � ˢ% � � �% )� @ ��% 3� �B �% &� �B �% /� �P
1� +� 1� � � /� � &� "� .� 2�
� �
� � � �$ �$ $�$ ��% /�$ <�$ ��$ ͵$ ۵$ �$ R�$
Ȼ$ һ$ ��% ��% ��% ��% �% �% (�% 5�% >�% N�% \�% w�%
��% ��% ��%
��% ��% ��% ��% ��% ��% ��% �% �% �% +�% V�% ��% ��% `�% x�% Y�% j5 B � B /� @ : W � �� �� � i�% @ � G� E�
��% @ ��% F� H� ��% �! B ��% B ��% � @ ��% � P ��% J� �% $ ��% B ��% A �% A @ �% B ` .�% B � :�% B � C�% B � L�% B � Z�% B �% L� �% $�% -�% ��% ��% A �L A ��% � @ ��% P ��% X ��% O� B�% < ��% `� ��% ��% ( ��% � 0 ɕ% B @ ٕ% B ` �% B � �% B � '�% � { � @�% � S�% � f�% � m�% � v�% � ��% � 3�% k� _�% W� � Ϙ$ � � B�% Q� t�%
0 ��$ B ��% `� ��% B @ '�% ` /�% h ��% p { x �% B � �% B � 3�% k� � t�% S� ��% �% B �% B ߖ% � @ �% P ��% X k�% � ` �! � p ��% U� ��% ��% `� �% B %�% B @ Z�% ` S�% h @�% p ��% x f�% � m�% � v�% � ��% � ��% � � /�% � ��% � ��% � � ��% � � ��% � ��% �� � ��% W� ��% з$ ݷ$ @�%
�% �% B �% B @ k�% � ` �! � p ��% Y� ��% Q�% B a�% B r�% B @ �% B ` '�% B � ��% [� 2�% � �w ^� \� V�% �$ B )�$ B ��% `� @ ��% ` ɘ% h { W� p V�% _� n�% l�% B ��% `� �% @ { �� H n�% a� ��% d � �% M� &�% M� :�% M� @ L�% B ` X�% B � a�% B � k�% B � u�% �� � ��% �� ` ��% B � (�% :�% � L�% _�% � u�% � ��% � ��% � ��% � ��% � ˚% � ٚ% � �% � ��% � �% � ��% � V�% � a�% � �$ W� � w�% � ��% � ��% � �$ � 0 �! B @ &�% d� ` 4�% X� ` D�% e� ` P�% f� ` Z�% T� ` d�% g� � m�% h� �$ v�% h� �' �% h� �* ��% V� �- /�% � `. ��% B `/ Q�% �� �/ C�% �3 P�% �3 ��% �3 ��% �3 ��% �3 Ǜ% �3 �% �3 ��% �3 �% �3 �% �3 0�% � �3 E�% � �3 Y�% �3 i�% �3 ��% � 4 ��% 4 ��% 4 ��% � 4 ɜ% � 04 ۜ% @4 �% H4 ��% P4 �% X4 �% `4 �% h4 �$ p4 &�% x4 0�% � �4 @�% � �4 U�% � �4 `�% � �4 j�% � �4 {�% � �4 ��% �� �4 ��% �� �5 ��% � �6 Dz% � �6 h�% � �6 q�% � �6 r�$ � 7 ~�$ � 7 ]�% B 7 �% B @7 ��% `7 �% h7 )�% p7 �% x7 ?�% � �7 R�% �� �7 j�% �� @8 ��% B @9 ��% �� `9 ̽% �� `; ��% i� `< R� X� Z� `� b� P� ��% c�
j� ��% % � ִ% � �% � @ ��% � � ��% � ��% � ɟ% � ݟ% � �% � � �% � '�% � 0�% @�% S�% �! f�% d�$ � � {�$ � � ��$ � � |�% � � ��% � ��% ` ��% h �$ W� p ��% � � Ġ% � � �% �� � ��$ � { � �% m� � �% P� �% P� ` (�% P� � ,�% B 9�% � @ J�% � P W�% B ` ��% P� � P� ��%
L ��% ��% �% '�% 0�% ��% ( 8�% B @ ܝ% B ` ��% �� � ��% �� p
n� ��% Y�% B o�% B ��% P ��% �� ��% � ˢ% j� � ۢ% U� �@ �% l� (A ��% r� G ��% s� @I ��% �� �I p� o� o�
t� K� q� c� j� \� W� Q� k� U� �% $�% ?�% \�% w�% ��% ��% ��% �$ �$ $�$ ��% /�$ <�$ ��$ ͵$ ۵$ �$ G�$
R�$ ��% @ ��% F� # ��% ��% ��% �% �% (�% 5�% >�% N�% \�% w�%
��% ��% ��%
��% ��% ��% ��% ��% ��% ��% �% �% �% +�% V�% ��% ��% ��% ��% �% �% *�% 4�% ! x�% " =�% L�% d�% |�% ��% ��% ��% ��% ��% �% 1�% N�%
m�% ��% ��%
��% ��% ��% �� �% *�% 6�% B�% N�% �� [�% �� ��
�� �� X
{�
��
�� |�% ��% y� ��% y� ��% y� ��% y� ��% y� ��% y� ( ��! y� 0 ��% y� 8 ��% �� ��% ��% y� �% 0� "�% ��
�� 3�% H�% y� �}% y� �}% w� �}% w� �}% w� 0 �}% w� @ �}% w� P �}% w� ` Y�% ��
�� m�% ��% �� �}% w� p ��% ��
�� ��% ��% �� �}% y� � ��% w� � E~% w� � ��% ��
�� ��% ��% �� �% w� � �% ��
�� )�% ?�% �� �~% w� � �~% w� � �~% w� � % w� � K�% ��
�� `�% 6" w� {�% x� ��% x� 0 ��% w� P ��% w� ` ��% w� p ��% w� � ��% w� � ��% w� �
�% w� � "�% w� � ;�% ��
�� U�% % ��! {� p�% y� �% y� ( ��% y� 0 ��% y� 8 ��% y� @ ��% w� H ��% w� X ��% w� h ��% w� x �% w� � �% w� � (�% x� � 7�% �� � J�% w� `�% w� y�% ��
�� ��% ( ��% �� ��% y� ( ��% w� 0 ��% �� �% . ��% �� �% w� @ +�% w� P <�% w� ` V�% ��
�� q�% B ��% �� ��% x� p ��% x� � ��% w� � ��% w� � ��% w� � �% w� � �% w� � @�% w� ]�% ��
�� x�% X ?�% �� ��% x� ��% x� 0 ��% x� P ��% w� p ��% x� � ��% w� � ��% w� � �% ��
�� �% :�% w� K�% y� \�% y� m�% x� �% y� @ ��% w� H ��% x� X ��% x� x ��% �� � y� ��% ��
�� ��% ��% y� ��% y� �% 0� �% ��
�� *�% 6�% y� u# �� �� C�% ��
�� N�% 6�% y� ^�% y� j�% 0� t�% ��
�� ��% 6�% y� ^�% y� ��% �� �� ��% ��
�� ��% ��% w� ��% y� ��% w� �% �� -�% 6�% y� �w �� �� X�% ��
�� ��%
��% w� ��% y� ��% w� ��% y� ( ��% w� 0 ��% w� @ ��% �� �% 6�% y� �w �� �� .�% ��
�� ��% w� S�% x� b�% w� j�% w� r�% w� z�% �� �� ��% �� ��% 6�% y� �w �� �� ��% ��
�� ��% ��% w� ��% w� ��% y� ��% w� ( ��% y� 8 �% �� ?�% 6�% y� �w �� �� e�% ��
�� ��% ��% w� ��% y� ��% w� ��% y� ( ��% ��
�� ��% 6�% y� �w �� �� ��% ��
�� ��% ��% w� #�% y� 7�% �� a�% ��% y� �w �� �� ��% ��
�� ��% #�% y� ��% y� ��% ��
�� �% ��% y� �w �� �� %�% ��
�� @�% N�% w� X�% y� c�% w� m�% y� ( x�% ��
�� ��% 6�% y� �w �� �� ��% ��
�� ��% ��% w� ��% y� ��% �� �% ��% y� �w �� �� =�% ��
�� f�% ��% w� ��% w� ��% y� ��% �� ��% ��% y� �w � � ��% �
� �% ��% w� G�% w� U�% y� d�% � ��% ��% y� �w � � ��% �
� ��% �y% w� �y% w� �y% w� �y% w� 0 z% w� @ %z% w� P 5z% w� ` ��% �
� �% �% y� �% � %�% �
� @�% �% y� �% � Fz% w� x _�% w� � g�% � � w� q�% �
� ��% $ ��% y� ��% y� ��% w� ��% x� ��% x� @ ��% x� ` ��% x� � �% x� � �% x� � "�% x� � 1�% x� 9�% � N�%
�� �
� �� �� �� �� �� �� �� �� �� �� �� � �� -� �� �� �� �� �� �
� � � 1� 2� /� 0� �� �� �� �� �� �� �� �� �� �� �� �� �� �� 1^
D� '� �� (� � )� �� +�
� ��% �% �� &�% �� @ v�% �� ��% �" y� 2C �� ��% P�
Q� ��% ��% B &�! B ��% S�
��
N�
'� ��% ��% B �% B �% B @ �% B ` -�%
\ ;�% B L�% B `�% B @ q�% B ` �% �� � ��% 5^ � ��% W @ ��$ �� � ��% � � ��% � ��% � ��" B � ��% B � ��% �% �% .�% B�% Y�% ) o�% 8 �w \� Z�
��% f% B ��% ��% ( ��% 0 ��% 8 ��% @ ��% H ��% P ��% X �% ` 2C �� h �% s�! B x�! B %�% B @ 6�% B ` H�% B � Y�% B � k�% ��% ��% ��% � � B �" B �� B V� B R� B ̵ B � B b `� $�# B ��% a� ��% � �� �> B R�$ ^� @ (! B (! B �y% B @ �o% B ` ��% 8 � ��% B � ��% B � ��% � �% � $�% � 4�% � [N _� *b e� E�% b�
c� ]� X�% e�% 8 �"! 8 �"! 8 �"! 8 �"! B
f� y�% ^ � ��% B ��% B �% B @ ��% B ` >�% B � ��% B � ��% B � ��% B � �% B �% B &�% B @ G�% Y� ` P�% ]� @ a�% i� � q�% i� ��% B @ ��% B ` ��% B � ��% B � ��% B � ��% B � �% B �% [� 0�% B � H�% B � `�% B � m�% 8 � }�% 8 � ��% B ��% B ��% B @ ��% B ` ��% B � �% B � �% B � (�% B � :�% B J�% 8 ��% 8 ( V�% B @ c�% B ` q�% B � ��% B � X�% f� � ��% B
��% 8
��% (
լ% B @
ɬ% 8 `
<�% 8 h
��% 8 p
�% 8 x
��% B �
�% B �
�% B �
��% �
��% �
�% �
�% �
)�% B <�% B N�% B @ X�% X� ` a�% X� � i�% X� ` q�% X� � y�% `
��% h
��% p
��% x
��% �
��% �
��% �
��% �
��% �
��% �
�% �
;�% �
T�% �
R�% B �
�% B n�% B ~�% B @ ��% B ` ��% B � ��% B � 1�% 8 � A�% 8 � ��% 8 � ��% 8 � ��% 8 � ��% B �% B !�% B @ c� U�
j� T� h� W� d� g� R� V� D� O� �� Y�
w�
b� ��% j� �% n� w� ��% M ��! {� �% y� �% w� ( ��% x� 8 ��% x� X �% w� x �% w� � (�% x� � �% x� � &�% x� � 9�% w� � M�% w� ��% w� +�% w� ( `�% w� 8 z�% w� H ��% w� X ��% w� h ��% w� x ��% w� � ��% w� � �% w� � ��% w� � ��% w� � �% w� � 4�% w� � F�% w� � p" � X�% }�
~� r�% ��% y� ��% y� ��% y� ��% y� ��% y� ��% y� ( ��% y� 0 �% y� 8 :�% w� @ m�% x� P ��% w� p ��% �� � �% ��
�� '�% ��% y� 6�% y� �w �� �� ?�% ��
�� V�%
y�% y� ��% w� ��% w� ��% w� ( ��% x� 8 p" w� X ��% �� ��% ��% y� 6�% y� �w �� �� ��% ��
�� �% (�% y� 1�% w� >�% x� E�% w� 8 R�% y� H k�% y� P ��% �� ��% ��% y� 6�% y� �w �� �� ��% ��
�� ��% (�% y� 1�% w� >�% x� E�% w� 8 R�% y� H k�% y� P �% x� X �% �� =�% ��% y� 6�% y� �w �� �� a�% ��
�� ��% ��% y� ��% y� ��! �� ��% �� ��% ��% y� 6�% y� �w �� �� ��% ��
�� ��% ��% y� ��% y� ��! �� �% x� '�% �� B�% ��% y� 6�% y� �w �� �� ]�% ��
�� w�% y�% y� ��% w� ��% x� ��% x� 8 ��% x� X ��% x� x ��% x� � ��% ��
�� ��% ��% y� 6�% y� �w �� �� ��% ��
�� �% ?�% w� E�% w� N�% w� W�% w� 0 a�% �� ��% ��% y� 6�% y� �w �� �� ��% ��
�� ��% ��% y� �}% y� �}% w� �}% w� �}% w� 0 �}% w� @ �}% w� P �}% w� ` �}% w� p �}% y� � ��% w� � E~% w� � �% w� � % x� � (% y� � <% y� � p" w� � ��% ��
�� ��% - ��% y� �}% y� �}% w� �}% w� �}% w� 0 �}% w� @ �}% w� P �}% w� ` �}% w� p �}% y� � ��% w� � E~% w� � �% w� � % x� � (% y� � <% y� � N% w� � \% w� � m% w� }% w� �% w� ( �% w� 8 �% w� H p" w� X �% ��
�� �% 0 ��% y� �}% y� �}% w� �}% w� �}% w� 0 �}% w� @ �}% w� P �}% w� ` �}% w� p �}% y� � ��% w� � E~% w� � �% w� � % x� � (% y� � <% y� � N% w� � \% w� � m% w� }% w� �% w� ( �% w� 8 �% w� H �% y� X �% y� ` �% y� h p" w� p /�% ��
�� F�% ��% y� ��% y� ��% y� ��% y� ��% y� ��% y� ( ��% y� 0 ��! y� 8 ��% y� @ e�% �� ��% ��% y� 9 " y� ��% y� ��% y� ��% ��
�� ��% ��% y� 6�% y� �w �� �� �% ��
�� �% ��% y� �y% w� �y% w� �y% w� ( �y% w� 8 z% w� H %z% w� X 5z% w� h Fz% w� x _�% w� � �z% w� � bz% w� �
{% w� � ${% w� � g�% |� � 7�% ��
�� R�% 0 ��% y� �y% w� �y% w� �y% w� ( �y% w� 8 z% w� H %z% w� X 5z% w� h Fz% w� x _�% w� � �z% w� � bz% w� �
{% w� � ${% w� � 9{% w� � S{% w� � m{% w� � �{% w� �{% w� �{% w� ( �{% y� 8 �{% y� @ �{% y� H
|% y� P |% y� X ,|% y� ` >|% y� h p" w� p m�% ��
�� ��% 5 ��% y� �y% w� �y% w� �y% w� ( �y% w� 8 z% w� H %z% w� X 5z% w� h Fz% w� x _�% w� � �z% w� � bz% w� �
{% w� � ${% w� � 9{% w� � S{% w� � m{% w� � �{% w� �{% w� �{% w� ( �{% y� 8 �{% y� @ �{% y� H
|% y� P |% y� X ,|% y� ` >|% y� h M|% w� p _|% y� � p|% y� � ��% y� � g�% w� � ��% ��
�� ��% $ ��% y� ��% y� ��% w� ��% x� ��% x� @ ��% x� ` ��% x� � �% x� � �% x� � "�% x� � 1�% x� ��% �� ��% �% x� !�% x� -�% w� @ 9�% w� P F�% w� ` T�% �� q�% ��% y� 6�% y� �w �� �� ��% ��
�� ��% ��% y� ��% y� ��% �� ��% ��
�� ��% ��% y� �% ��
��
�� W �� W B �� �� �� � �� �� �� �� �� �� �� �� �� �� �� �� �� �� �� �� � �� d� �� �� �� �� {� m� �� �� �� �� � _� �� �� y� �� �� � z� i� �� ��% |� ��% �� �%
�! �� f�% w� v�% w� 0 ��% y� @ ��% y� H ��% y� P ��% y� X ��% w� ` ̶% w� p p" w� � ۶% w� � �% w� � ��% w� � A�%
� �! x� �! �� u�! y� !�! y� j�% � ��% y� �! y� (
� 0 ��% y� 8 ��% � �% �! �� �! x� �% � ,�% �! �� X�% w� h�% w� 0 w�% � ��% �! � �! �� �% � �% �! �
�% x� �! x� @ �% � >�% �! � b�% y� ��! �� ( �! x� @ q�% � ��% ��% � �% � �% � �% � �% #�% x� x#" � 7�% � x� V�% n�% y� |�% y� ��% y� ��! y� ��% � ��% n�% y� |�% y� �" w� �% !� �% �% � x#" Y� �% #� .�% n�% y� |�% y� �" w� U�% x� `�% %� ��% �" w� ��% w� ��% w� �% w� 0 �% '� �% n�% y� |�% y� �" w� U�% x� �! �� @ *�% )� P�% |�% x� �! �� ��% +�
�� ��% �� �% ( �% w� �% w� ��% y� 9 " y� ( �% y� 0 ��! y� 8 �% 0� @ y� 2�% /� G�% Z�% w� h�% w� w�% 2� ��% � ��% y� ��! �� ��% 5� 3� ��% 4� �% �% y� ��% y� �% y� &�% y� �" w� �" 8� 0 ��! y� x y� =�% 7� R�% : n�% y� g�% y� n�% 9� x�% 1� � ��% :� ��% � n�% y� g�% y� n�% 9� x�% 6� � ��% <� �% � ��! {� �% ?� ;� �% >� �% � ��! {� �% B� =� "�% n�% y� |�% y� 6" w� A�% C� _�% u�% x� h�% w� ��% E� ��% �" w� ��% w� ��% w� ��% G� �% ��! D� ��% y� ��% y� ( �% y� 0 &�% y� 8 �% y� @ �! �� H #�% J� ` 3� /�% I� J�% ��! D� g�% y� {�% y� ( ��% y� 0 ��! y� 8 ��% x� @ ��% M� ` F� ��% L� �% ��! D� �% y� ��% y� ( ��! �� 0 �% x� @ "�% P� ` H� 1�% O� P�% ��! D� n�% w� }�% y� 0 ��% y� 8 �! x� @ ��% R� ��% �% x� �% w� �% y� 0 �% y� 8 ��% T� & D ��! D� $ & W� U� 1 & V� L & D d & N� u & K� � & Q� � & S� � & X� � & Y�
Z� � & � ��! {� �% ]� Z� � & \�
^� � & @" {� & y� )& w� ( A& y� 8 O& w� @ g& w� P �& y� ` �& w� h �& w� x �& `� �& �& w� & y� & y� (& x� ;& x� @ P& b� j& �& w� & y� & y� (& x� �& x� @ �& d� �& w� �& w� �& 2 � @" {� �& x� �& x� @ �& x� ` & x� � & x� � "& x� � 0& x� � A& e� G& e� ` M& c� � S& c� Y& c� � _& w� � n& y� � & y� � �& x� �& x� �& x� @ �& x� ` f� � �& w� � �& w� � �& w� � �& w� � & w� � & w� � #& w� � /& x� ?& x� O& x� @ _& x� ` o& x� � & x� � �& x� � �& x� � �& e� �& x� ` �& x� � �& x� � �& x� � �& x� � �& x� �& x� �& x� @ & x� ` & x� � %& x� � 4& x� � A& x� � N& g� l& C @" {� �& x� & x� @ _& w� ` n& y� p & y� x �& x� � �& x� � �& x� � �& e� � �& x� @ �& x� ` �& x� � �& x� � �& x� � �& x� � �& x� �& x� �& x� @ �& x� ` �& x� � �& y� � & y� � & y� � !& y� � .& y� � ;& y� � H& y� � U& y� � b& x� � p& x� ~& x� �& x� @ �& x� ` �& x� � �& x� � �& x� � �& x� � & x� �& �
& � ��% x� ӷ% x� @ �% x� ` �% w� � *�% w� � J�% w� � k�% x� � ��% x� � ��% x� � ��% x� ڸ% x� 0 ��% x� P �% x� p .�% w� � L�% x� � i�% x� � ��% w� � ��% x� � ��% w� ӹ% y� �% y� ( �% y� 0 -�% y� 8 I�% w� @ ]�% y� P ��! y� X !& i� ?& ]& x� 5�% y� C�% y� ( k& w� 0 u& w� @ �& w� P �& k� �& h @" {� �& y� �& y� ( �& y� 0 ��! y� 8 �& n� @ l� & m� &
@" {� I" y� U" y� ( � y� 0 "� y� 8 1� y� @ ?� y� H M� y� P a� y� X ��% w� ` ��% w� p ю% w� � 0& q� � w� <& p� O& �� j& �& w� �& y� �& y� �& t� �& �& u� �& x� �& v� �& � & x� ( & x� 3 & x� Q & w & y� � & x� � & z� � & � & {� � & }� x� � & |�
&
& w� *
& y� =
& � X
& m
& w�
& w� �
& �� �
& �� 8 �� ~� �
& �� �
& 4 �
& x� �
& w� �
& w� 0 & w� @ & y� P " y� X " & y� ` / & y� h > & y� p ��% y� x �I" y� � H & y� � P & y� � Y & y� � d & y� � q & w� � ��! y� � � & w� � � & w� � � & y� � � & y� � � & y� � � & y� � � & � � & �� & @ �
& x� �
& w� & w� 0 & w� @ & y� P " y� X " & y� ` / & y� h > & y� p " & y� x �I" y� � H & y� � p" w� � , & w� � 9 & y� � J & y� � � & w� � � & w� � � & y� � � & y� � � & y� � � & y� � S & x� d & x� �! x� @ � & � ` q & �� � &
T ��! {� � & w� � & w� 0 � & w� @ p" q� P � & y� � � & y� �
& y� � ��! y� �
& �� � �� &
& �� A
& ��! {� � & w� � & w� 0 ]
& w� @ x
& w� P �
& w� ` W " w� p � & y� � � & y� �
& y� � �
& y� �
& �� � �� �
& �� �
& � � >� � A� ˲ \� �� �� r� a� "� ^� [� j� o� s� �� �� �� .� -� _� @� �� �� �� �� �� ~� �& �& & && =& T& i& ~& �& �& �&
�& �& o� � h�% B & , B ��% B ��% B @ /& ` ;& h G& p T& x e& � �w �� � �� u& �! B �& B �& B @ �& B ` �& � � �& � ��% � �& �� � �& + � �& B & B & B @ & B ` 4& B � J& � � a& � � z& � � �& B � �& B �& B �& B @ �& B `
& B � !& B � 7& B � M& B � b& B w& B �& B @ �& ` �& h �& � p �& B � �& B � & B � & B � 1& B D& B V& B @ j& B ` ~& B � �& B � �& B � �& B � �& B �& B �& B @ & B ` & B � +& B � =& B � V& B � m& �& �& �& �& �& �& ( �& 0 �& 8 �& 0 & B *& B 3& B @ :& B ` C& B � ��% B � ��% B � ��% B � M& B ��% � ��% � 0 T& � @ \& � P e& ` q& 8 D �& �& �& �& �& �& ( �& 0 & 8 & @ -& H =& P M& X A�$ � ` S�$ � p e�$ � u�$ � a& � r& � ��$ � �& � ݙ$ � � �$ � ��$ �
�$ � � �$ � "�$ � �& � � �& �& �& � �& �& ( �& 0 & 8 ��$ @ ��$ H ��$ P ��$ X : ` � h & p & x !& � К$ � �$ � ��$ � � �$ � $�$ � 6�$ � � )& � =& � Q& � � b& � y& � �& � �& �& = p � �� �& �& ( �& 0 �& 8 �& @ �& H �& P & X & ` -& h =& p M& x A�$ � � S�$ � � e�$ � u�$ � a& � r& � ��$ � �& � ҙ$ W� � ݙ$ � � �$ � ��$ �
�$ � �$ "�$ �& � �& 0 �& 8 �& � @ �& P �& X �& ` & h ��$ p ��$ x ��$ � ��$ � : � � � & � & � !& � O�$ � К$ � �$ � ��$ � � �$ � $�$ � 6�$ � � )& =& Q& � b& y& ( �& � 0 �& @ �& �� H K�$ 2� ` �& ) � � �� �& B �& B @ & B ` & B � 9& B � S& � � p& � � �& � � �& B � �& B �& B 0 �& B P & B p -& B � F& B � b& B � ~& B � �& B �& B 0 �& B P �& � p �& � & � 7& � S& � n& � � �& � � � �& B � �& B � �& B �& B �& B @ �& B ` & B � & B � && B � 7& B � G& B W& B g& = � � �� �& B �& B @ & B ` & B � 9& B � S& � � p& � � �& � � �& B � �& B �& B 0 �& B P & B p -& B � F& B � b& B � ~& B � �& B �& B 0 �& B P �& � p �& � & � 7& � S& � n& � � �& � � � �& B � �& B � �& B �& B �& B @ �& B ` & B � & B � && B � 7& B � G& B W& B �& B @ �& B ` �& B � �& B � �& B � �& B � & / & H & B ] & B 0 r & B P � & B p � & B � � & B � � & B � � & B � � & B & B 0 & B P * & B p > & R & � ` & � m &
& �& � � � & � �� � & EI! ( � & 0 � & 8 W�" @ � & H � W� P � & �� ` �� � & & B & � * & � �� F & V & ( e & 0 � 8 t & B @ � & �� ` �� � & � �� � & � & ( /& 0 � & 8 T& @ � & H �5 � P � & � �� & � �� ( & 3 & �� D & �� T & �� f & ��
�� y & � �� � & ��
�� �� � & � � & B � & B � �� � & � � & B & B & B ( & B @ 7 & � ` H & p � x �5 �� � �� �� �� �� �� �� �� �� �� �� �� �� �� �� �� V & f & o & x & � & � & �� � & � & �� � & B � & B @ � & B ` !& B � !& T 8!& B D!& �� �� R!& i!& �!& R!& �� �!& �!& �!& �!&
`� �!& �!& �!& "& %"& 8"& J"& �UU�Z"& ͫ��j"& �x�#y"& NIls�"& �9��"& �1�6�"& su��"& �x�8�"& �����"& �"& %��g #& !
��
#& '#& w� 8#& y� J#& w� [#& y� ( m#& y� 0 w#& w� 8 �#& ��
�� �#& � �#& ��$ B ��$ B N�! � @ ��$ � P
�� �#& s�! B x�! B �#& (! B (! B �#& 8 �� B �#& �� �#& �� ` �#& B � $& � � $& 8 � -$& B � <$& ��
�� �� �� O$& ]$& r$& �$& �$& �$& B �� �� \� �� �� �� �� �� �� �� �� �� ~� �� �� �� �� [� �� �%& �%& �%& �%& �%& && && '&& � B x� B V B @ o� B ` ' �� �
�� �
� � n
� � I&& U&& g&& �&& $ �
�% �� �% �� @ -�% �� � ?�% �� � �&& �� �&& �� @ �&& �� � ��% �� � �&& )� ��! (� @ ��! (� � R�% (� � f�% (� ��! '� @ Ӌ! '� � }% *� � }% +� � {�% �� ��% �� @ ��% �� � ��% �� � �&& �� b�$ �� @ א% � � �% � � ��% � � �% � � &�% � � :�% � � '& � '& � 4'& � M'& � e'& }'& �'& �'& �'& � �'& � �'& � (& � (& � -(& � C(& � [(& � s(& ) V ��! �� �% y� �% w� ( ��% x� 8 ��% x� X �% w� x (�% x� � �% x� � &�% x� � 9�% w� � M�% w� � �(& w� �(& w� �(& w� ( �(& w� 8 �(& y� H �(& y� P �(& y� X )& y� ` )& y� h &)& y� p 7)& y� x ��% w� � +�% w� � `�% w� � I)& w� � ��% w� � g)& w� � �)& w� � ��% w� � �)& w� ��% w� �% w� g�% w� 0 ��% w� @ �% w� P �)& w� ` 4�% w� p �)& w� � �)& w� � *& w� � 2*& �
� M*& `*& y� t*& y� �*& y� �*& y� �*& y� �*& y� ( :�% w� 0 m�% x� @ ��% w� ` �*& �
� �*& ��% y� 6�% y� u# �
� +& �
� +& ;+& x� (�% y� A+& � c+& ;+& x� (�% y� �+& w� ( �+& w� 8 �+& � �+&
;+& x� (�% y� �+& w� ( �+& w� 8 �+& y� H ��! �� P ,& � /,& S,& x� (�% y� \,& y� ( h,& y� 0 s,& � �,& ��% y� 6�% y� �w � � �,& �
� �,& ��% y� 6�% y� �w � � -& �
!� $-& ��% y� 6�% y� �w $� � I-& #�
%� m-& ��% y� 6�% y� �w $� �-& '�
(� �-& ��% y� 6�% y� �w $� �-& *�
+� .& ��% y� 6�% y� �w $� '.& -�
.� L.& ��% y� 6�% y� �w $� q.& 0�
1� �.& y�% y� ��% x� ��% x� ( ��% x� H �.& x� h �.& 3�
4� �.& ��% y� 6�% y� �w 7� 4� /& 6�
8� "/& ;/& x� ��% y� B/& y� ( R/& :� j/& ��% y� 6�% y� �w =� ;� �/& <�
>� �/& ?�% w� �/& @� �/& ��% y� 6�% y� �w C� A� 0& B�
D� !0& " ��% y� E~% w� �% w� 80& w� ( H0& w� 8 [0& w� H o0& w� X �0& w� h N% w� x \% w� � m% w� � }% w� � �% w� � �% w� � �% w� � �% y� � �0& w� � �0& w� �0& F�
G� �0& # ��% y� E~% w� �0& w� 80& w� ( [0& w� 8 o0& w� H �0& w� X N% w� h \% w� x m% w� � }% w� � �% w� � �% w� � �% w� � �% y� � �0& w� � �0& w� � ��% y� ��% y� ��% y� 1& I�
J� 1& % ��% y� E~% w� �0& w� 80& w� ( [0& w� 8 o0& w� H �0& w� X N% w� h \% w� x m% w� � }% w� � �% w� � �% w� � �% w� � �% y� � �0& w� � �0& w� � ��% y� ��% y� ��% y� 41& w� H1& L�
M� a1& ��% y� ��% y� ��% y� ��% y� ��% y� ��% y� ( ��% y� 0 ��% y� 8 �1& O�
P� �1& ) ��% y� �1& w� �y% w� z% w� ( �1& w� 8 �1& w� H
{% w� X �1& w� h S{% w� x m{% w� � l�% w� � 2& w� � 2& w� � �{% w� � 02& w� � �{% y� � �{% y� �
|% y� � ,|% y� E2& y� ��% y� Z2& y� ��% y� k2& y� ( ��% y� 0 T�% w� 8 }2& R�
S� �2& & ��% y� �1& w� �y% w� z% w� ( �1& w� 8 �1& w� H
{% w� X �1& w� h S{% w� x m{% w� � l�% w� � 2& w� � 2& w� � �{% w� � 02& w� � �{% y� � �{% y� � �{% y� �
|% y� |% y� ,|% y� >|% y� T�% w� �2& U�
V� �2& 6 ��% y� �1& w� �y% w� z% w� ( �1& w� 8 �1& w� H
{% w� X �1& w� h S{% w� x m{% w� � l�% w� � 2& w� � 2& w� � �{% w� � 02& w� � �{% y� � �{% y� � �{% y� �
|% y� |% y� ,|% y� >|% y� T�% w� ��% w� 0 ҏ% w� @ �% x� P �! �� p �2& X�
Y� 3& 63& x� D3& x� !�% x� @ -�% w� ` 9�% w� p R3& w� � `3& [� ~3& ��% y� 6�% y� �w ^� \� �3& ]�
_� �3& ��% y� �3& a�
b� � � � � E� 9� c� &� � )� "� `� ,� 2� /� �� ?� �� � �� T� W� Z� 5� Q� H� K� N� O4& � & �� w4& B �4& B @ � & B ` !& B � �4& � & �� �4& B �4& B @ � & B ` !& B � 5& � )5& B :5& B K5& �� @ a5& �� � �� ��
x� w5& �5& �5& �5& �5& �5& �5& �5& 6& 6& 56&
L6& c6& ~6& �6& �6& �6& �6& 7& 7& ;7& V7& r7& �7& �7& �7& �7& �7& �7&
8& !8& J8& k8& �8& B �8& B �8& � @ �8& P �8& X �8& �� ��% A �� A �� A @ �8& ` �8& h �8& p { x �8& �� ��% A ��% A �L A @ ��% ` ��% h �8& p { x �$ �� �8& �� ��" � �8& � �8& �� � "% � ��$ � 9& � �$ � 0 �$ � @ 9& � P B�$ � ` 5�$ � p H�$ � � "9& � � V�$ � � 09& � � O�$ B � {�% � ��% � ��% � ��% � ³% ͳ% �� ճ% B �% B @ ��% `
�% h �% p /�% x >�% � N�% � C9& W� � L9& � ��$ � ��$ � ��$ � Y9& � � `9& n9& |9& �9& �9& �9& ( �9& W� 0 �9& �� @ �9& � @ �9& � � �9& � � �9& � �9& � @ :& � � :& � � ,:& � 6:& � @ I:& �� � [:& �� � o:& �
�:& �
�:& �
�:& �
�:& �
�:& �
�:& �
�:& �
Ţ$ � �
{ � �
�:& B �
;& ,;& ?;& P;& h;& W� o;& �� @ y;& W� � ��$ � ��$ �� � �;& � �;& � �;& � �;& � ` �;& W� � з$ W� � ݷ$ W� � �;& W� � �;& W� � Y�$ � e�$ � r�$ � ~�$ � 0 Q�% � @ _�% � P m�% � ` .�$ � p ��$ � � ��$ � � ɣ$ � � ݣ$ � � �$ � � ��$ � � �$ � � !�$ � �% � d�$ � {�$ � ��$ � ��$ � 0 �$ @ �$ H �$ P ��$ X �$ ` �$ h a�$ p ��$ x 7�$ � ?�$ � G�$ � O�$ � �;& � �;& � <& W� � <& �� � 5<& �� @ L<& �� � X<& �� @ e<& � � |<& ^ ĺ% � ` Ѻ% � p ߺ% � � �% � � �<& B � �<& � �<& � �<& � �<& � �<& � � �<& � � =& �� =& � ` )=& �� � ==& �� G=& �� � ʞ$ ^ � �� �� �� �� ��$ �� ��$ � ��$ � ��$ � ��$ � 0 ��$ @ Ϙ$ �� H ��$ �� | �$ �� ʞ$ "� �� �$ �� � L<& �� T=& �� X<& �� a=& �� Z�$ (� ʞ$ "� (� o=& �� � {=& �=& Ϙ$ W� �=& A �=& A @ �=& A ` �=& A � �=& A � �=& A � �=& A � �=& A �=& A �=& A @ �=& A ` �=& A � �=& A � �=& A � >& A � >& B >& B ,>& B @ 9�% B ` 8>& A � ?>& A � F>& A � L>& B � W�% B ʞ$ "� ��$ �� Y>& sz 8 .x 8 f>& B u>& B @ �>& ��$ B �>& B �>& B @
�� �>& �>& B �>& s�! B x�! B �>& (! B (! B �>& 4 �� B �#& �� �#& �� ` $& � � $& 8 � -$& B � <$& �� �
�� �� ?& .x 8 o� B t� B @ ?& &?& B 5?& B D?& B @ S?& B ` b?& t , B z?& �� ��$ �� � �� 4& , � N�! W� ��$ W� 0�$ �� @ �?& � М$ �� ڜ$ �� � �?& �� @ �$ �� �
��$ �� � �$ �� (�$ �� � 3�$ �� ` ?�$ �� M�$ �� � b�$ �� @$ �?& " , � ��% �! ��% �! � �?& ��% B ��% B �?& æ% B צ% B �% B @ ��% B ` �% B � )�% B � �?& @& 8 ��! � ��! � �$ � 0 �$ � @ �>& B ` �>& B � ��$ B � �$ B � @& � &@& B 5@& B D@& B @ T@& B ` y�% B � ��% B � c@& B � q@& B � @& B �@& �@& ( �@& 0 �@& 8 �@& @ %& �� H �@& �� ` �@& �� @ �@& �� @# A& �� B �� B 'A& D , B �w �� �� AA& 9 H VA& pA& }A& �A& �A& �A& ( �A& 0 �A& 8 �A& @ �% H �% P i�% B ` �A& �
B& � $B& � �% � ;B& � RB& � cB& � uB& B � �% � �B& � �B& � �B& � �B& �B& �B& C& �% .C& ( >C& 0 ]C& 8 pC& @ �C& H �C& P �C& X �C& B ` �C& � �C& � D& � D& � -D& � =D& � ND& � gD& � wD& � �D& � �D& � �D& � �! B � �D& �D& �D& �D& �D& E& ( E& 0 &E& � , B �w �� ^� PE& T , B �w �� h� mE&
�% �� �% �� -�% �� @ ��% �� ` #�% B �% B �E& �E& B �E& B �E& B @ �E& B ` �E& 6 H �+% �� �% �� �$ �E& �� �I Ѫ% �� �K P�$ �� �L �% �� �N �E& B �O |�% �� P G�% B �X ��% �� �X n�% B `a ��% �� �a ��% B j F& B @j F& �� `j ��% �� �j F& �� �� .F& @� ɬ% 8 H� ��% 8 P� �% 8 X� �% B `� DF& B �� ��% �� �� UF& B � dF& B � �F& B � �F& B @� �F& B `� �F& B �� �F& B �� �F& B �� G& B � G& B � *G& B � >G& B @� RG& B `� fG& B �� {G& B �� �G& B �� �G& B � �G& B � �G& B � ��% �� @� 1�% 8 � A�% 8 � Q�% 8 � ��% B � Y>& �� @� ˢ% �� �� �G& B �� �G& B � �G& B � H& W� � �� H&
0 �6 �=& B @ �=& B ` �=& B � �=& B � �=& B � �=& B � �=& B �=& B �=& B @ 1H& <H& GH& RH& ]H& fH& rH& {H& �H& �H& �H&
�H& �� �� �� �� �� �� �� �� �� 1^
�� �� �� �� �� ��
�
� %� � !� �� �� �� �� �� kI& �I& �I& �I& �I& � B x� B V B @ o� B `
�� ��
�� �� 1
�� ��
�� �� -
�� ��
�� ��
�� ��
�� ��
�� ��
�� ��
�� ��
�� ��
�� ��
�� ��
�� �� �#&
�� � �I& � �" �� !�" � )�" � ��$ � �I& ��% B �% B �% B @ �% B ` J& ��$ B J& &J& ( 7J& 0 HJ& 8 WJ& @ ��% H ��% P gJ& X �% ` 2C �� h }J& s�! B x�! B %�% B @ 6�% B ` H�% B � Y�% B � �J& a� �J& ��% ��% ��% �J& � �� �> B R�$ � @ (! B (! B �y% B @ �o% B ` ��% 8 � ��% B � ��% B � �J& � �J& � �J& � K& � [N � *b
� K& �
� � $K& �% �% .�% AK& UK& ��% ��% gK& �� B �� B �K& D , B �w �
� �K& j B �K& B �K& , B �w � � �K& 8 ?�% � -�% � @ L& � � �% � � �&& � L& � @ �&& � � � &L& G � ��% B &�% B G�% � @ P�$ � ` ��% B � �% � � H�% B � m�% 8 � }�% 8 � ��% B J�% 8 ��% 8 ( ��% B @ ��% B ` 2L& B � OL& B � oL& 8 � L& 8 � ��% � լ% B � ɬ% 8 <�% 8 �L& 8 �% 8 ��% B �% B @
�% B ` ��% � ��% � �% � �% � )�% B � <�% B � N�% B � X�% � a�% � � i�% � q�% � � ��% 8 �% B !�% B @ �% B ` ��% 8 � ��% 8 � e�% 8 � �L& B � �L& 8 � �L& 8 � �L& B � �L& B M& B 'M& B @ >M& B ` ZM& B � hM& B � vM& B � ;�$ B � �M& B �M& B �M& 8 @ �M& 8 H �M& 8 P �M& 8 X �@& �� ` N& � @
m�$ � ��% B N& 8 +N& B @ >N& B ` QN& 8 � �
� � � � � � � � # &�$ 2�$ A�$ { S�$ �� g�$ �� ` ��$ � � � ��$ B ��$ �� �N& � ` �N& � p �N& � � �N& � � �N& � � O& � � O& � � 2O& � � ��$ � � �$ � � Ϡ$ � ۠$ � �$ � ��$ � 0 �$ � @ �$ � P 9& � ` (�$ � p 5�$ � � H�$ � � "9& � � V�$ � � O�$ B � X�$ � � f�$ � � IO& YO& �� m�$ � ��$ � 0 ��$ @ ��$ H ��$ P ¡$ X ͡$ � ` ۡ$ � p �$ � � ��$ � � 09& � � iO& � � 1�$ #� � ?�$ �_ @
L�$ �! @ Z�$ �! � zO& �! @ h�$ �! � x�$ W @
ٶ$ �! �
�$ �! ��$ �! � �$ �! �$ �W � ��$ � ��$ � @ ��$ � ` Ţ$ � p �O& � � �O& � � �O& �� � �O& � �O& � ߢ$ � ��$ W� 0 ��$ @ �O& �� H з$ W� ` ݷ$ W� p �$ � � �$ � � �$ � � *�$ � � A�$ � � Y�$ � � e�$ � � r�$ � ~�$ � Q�% � _�% � 0 m�% � @ .�$ � P ��$ � ` ��$ � p ɣ$ � � ݣ$ � � �$ � � ��$ � � �$ � � !�$ � 2�$ � d�$ � � {�$ � � ��$ � ��$ � ��$ ̤$ �� ( ڤ$ �� @ �O& �� � �O& �� P& �� ` ��$ �� � P& �� !P& �� ` -P& �� � EP& �� ]P& � ` fP& � p oP& � P& � 8�$ W� � �P& � � �P& � � �P& � � �P& � � �$ B � �$ �� 1�$ �� ` C�$ �� � U�$ �� g�$ � � ȶ$ � � �! /� � {�% ` ��% h ��% p ��% x ��% �
�% � �% � /�% � >�% � N�% � �P& � �P& � ��$ � � ��$ � � ��$ � ʧ$ � q�$ � ��$ � ��$ ��$ �$ '�$ 2�$ � @�$ 0 J�$ 8 _�$ � @ m�$ P w�$ X ��$ � ` ��$ p ų$ x ۳$ � � �$ � ��$ � �$ � �$ � �$ � ��$ � �$ � �$ � a�$ � ��$ � 7�$ � ?�$ � G�$ � O�$ � %�$ <�$ S�$ � g�$ y�$ ( ��$ � 0 �P& @ ��$ H ƴ$ � P �P& ` Q& h %Q& � p �& � �& �� � �$ 2� � ʞ$ "� � !�
��$ "� 9Q&
@ PQ& kQ& � �Q& � �Q& � 0 �Q& � @ �Q& � P �Q& � ` �Q& � � R& � � (R& A @R& � @ PR& � � T�$ W � `R& yR& �R& �R& �R& S& ?S& qS& �S& �S& �S& T&
1T& [T& �T&
�T& �T& �T& �T& U& -U& FU& aU& zU& �U& �U& �U& �U&
V& � ��! �� �% y� �% w� ( ��% x� 8 ��% x� X �% w� x (�% x� � V& y� � 6V& w� � IV& w� � M|% w� � \V& w� � pV& w� �
{% w� �V& �� �V& �� P �V& )� � �V& )� P g�% *� �V& $� ` x� w� �V& (�
+� %� ,� $� W& P T�" .� ��# @ 2N$ � � CN$ � � WN$ � � gN$ � � yN$ � � �N$ � � �N$ � � �N$ � � �N$ � �N$ � �N$ B O$ � @ O$ � P 5O$ � ` LO$ � p dO$ � � |O$ � � �O$ � � �O$ � � �O$ � � �O$ � � �O$ � � �O$ � � �O$ � P$ � P$ B P$ � @ �k P 1P$ X W& B� ( Ѹ$ � �$ � ��$ � �$ � 0 �$ � @ ʞ$ "� ` B�$ 2� T�$ � _�$ � j�$ � W& � 0 ��$ � @ +W& � P ��$ � ` =W& � p ��$ � � ��$ � � �$ � � ȹ$ � � ��$ � � �$ � � �$ 4� X �$ �W
�$ � � !�$ � � 8�$ � � M�$ � � `�$ � � t�$ � ��$ � ��$ ��$ OW& � ˫$ � ۫$ � 0 �$ � @ ��$ � P �$ � ` _W& � p |�$ � � 0�$ B � ��$ � Ϙ$ �� � ʞ$ "� � ��$ 6� � qW& 9� }W& 9� � �W& :� � �W& :� � ʞ$ "� @ � (� �W& 8� " � {=& �=& �W& ��$ �W& �W& ( �W& 0 �W& 8 �=& A @ �=& A ` �=& A � �=& A � �=& A � �=& A � �=& A �=& A �=& A @ �=& A ` �=& A � �=& A � �=& A � �=& A � >& A >& B >& B @ ,>& B ` X& B � X& B � 8>& A � ?>& A � F>& A L>& B W�% B @ ʞ$ "� ` ��$ <� * ` ��$ ��$ Ҭ$ ڬ$ �$ �$ ( .�$ � 0 @�$ � @ P�$ � P j�$ B ` ~�$ B � ��$ B � ��$ B � ��$ B � �$ �$ &�$ .�$ D�$ 'X& ( h�$ � 0 z�$ � @ ��$ � P ��$ B ` ��$ B � ̼$ B � �$ B � ��$ B � ۭ$ �$ �$ �$ �$ C�$ ( R�$ � 0 d�$ � @ t�$ � P ��$ B ` ��$ B � ��$ B � ʮ$ B � �$ B � _�$ >� Y>& sz 8 .x 8 �� 8 f>& B u>& @ 6X& .x 8 o� B t� B @ GX& &?& B 5?& B D?& B @ S?& B ` XX& � , B z?& B� ��$ D� � A� pX& D , B �w � �X& , � N�! W� ��$ W� 0�$ �� @ �X& X М$ C� ڜ$ C� � �?& C� @
�$ C� � ��$ C� � �$ C� ! (�$ C� �' 3�$ C� `. ?�$ C� 5 M�$ C� �; b�$ F� @B �X& " , � ��% �! ��% �! � �X& ��% B ��% B �X& æ% B צ% B ��% B @ �% B ` )�% B � �X&
( @& 8 Y& ��! � ��! � �$ � 0 �$ � @ �>& B ` �>& B � ��$ B � �$ B � �H& B � Y& B �F B Y& � &@& B 5@& B D@& B @ T@& B ` y�% B � ��% B � c@& B � q@& B � �@& �@& �@& �@& �@& %& $� ( �@& �� � 7Y& ;� �# �@& =� �/ HY& 7� 4 TY& 3� �6 fY& ?� 8 l�$ 5� ; �Y& �� B �� B �Y& � , B �w O� M� �Y& @ h �Y& VA& @ �Y& H �A& P �A& X �A& ` �A& h �A& p �A& x
B& � �% � ;B& � �Y& � Z& � Z& B � �% � �B& � �B& � �B& � �B& /Z& IZ& C& dZ& |Z& ( �% 0 >C& 8 pC& @ �C& H �C& P �C& X D& ` D& h -D& p =D& x gD& � wD& � �D& � �D& � �D& � �D& � �D& � �Z& � �Z& B � �Z& � �Z& � �Z& � [& B &[& B G[& B @ �D& � ` �D& � p �C& B � a[& � m[& � t[& � {[& � �[& B � �[& B � �[& �[& �[& �[& \& !\& � , B �w R� ^� K\& � `\& E� u\& E� ��% \� @ ��% \� � ٧% Q� @ �% Q� ` �\& Q� �' �% B �5 �\& �E& B �E& B �E& B @ �E& B ` �\& 8 � �\& �\& B �\& B �\& B @ �\& < ' �+% G� �% G� �B �E& P� �� Ѫ% K� �� P�$ N� � �% H� � �E& B @� |�% �� `� G�% B � ��% �� � n�% B �� ��% �� � ��% B �� F& B �� ��% S� �� F& T� �� .F& � ɬ% 8 (� ��% 8 0� �% 8 8� �\& 8 @� �% B `� DF& B �� ��% I� �� UF& B �� dF& B � �F& B � �F& B @� �F& B `� �F& B �� �F& B �� �F& B �� G& B �� G& B � *G& B � >G& B @� RG& B `� fG& B �� {G& B �� �G& B �� �G& B �� �G& B � �G& B � ��% J� @� 1�% 8 �� A�% 8 �� ��% 8 �� Q�% 8 �� ��% 8 � ��% B � ]& B @�
$ B `� {I% B �� Y>& W� �� ˢ% L� @� &]& X� @/ 0]& 8 3 ��$ @3 ��$ 7� �3 ��$ 0� @6 @� U�
V� 0� C� 7� U� B�
�� _� �
`� _� p]& ��$ � ��$ � ��$ � ��$ � 0 ��$ @ Ϙ$ �� H � | �$ e� { "� c� �]& .x 8 o� B t� B @ �]& , B �$ h� f� d� g� ��$ B ט$ B �$ B @ �$ B ` ]^& B � �$ B � n^& B � ��$ k� � � ��$ B ��$ �� �N& � ` �N& � p �N& � � �N& � � �N& � � O& � � O& � � 2O& � � ��$ � � �$ � � Ϡ$ � ۠$ � �$ � ��$ � 0 �$ � @ �$ � P 9& � ` (�$ � p 5�$ � � H�$ � � "9& � � V�$ � � O�$ B � X�$ � � f�$ � � IO& YO& w^& � m�$ � ��$ � 0 ��$ @ ��$ H ��$ P ¡$ X ͡$ � ` ۡ$ � p �$ � � ��$ � � �$ � � �$ � � 1�$ n� � ?�$ �_ L�$ �! Z�$ �! � zO& �!
h�$ �! �
x�$ W ��$ �! @ ٶ$ �! � �$ �! @ ��$ �! � �$ �! @ �$ o� � )�$ � p ��$ � � ��$ � � ��$ � � Ţ$ � � �O& � � �O& � � �O& �� Ԣ$ W� ` ߢ$ � � �$ � ��$ � ��$ � �O& �� � з$ W� � ݷ$ W� � �$ � � �$ � �$ � *�$ � A�$ � 0 Y�$ � @ e�$ � P r�$ � ` ~�$ � p Q�% � � ��$ � � ��$ � � .�$ � � ��$ � � ��$ � � ɣ$ � � ݣ$ � � �$ � ��$ � �$ � !�$ 0 2�$ 8 d�$ � @ {�$ � P ��$ � ` ��$ � p ��$ W� � ̤$ W� � ڤ$ � � �O& �� ` �O& �� � �$ �� ��$ �� � �$ � � �$ � ` %�$ � +�$ W� @ 8�$ W� P H�$ z� ` Q�$ � � h�$ W� � v�$ W� � ��$ � � �^& � � �^& � ��$ � �$ B @ �$ �� ` 1�$ �� � C�$ �� U�$ �� � g�$ � � ȶ$ � � ]�$ � �^& � �$ � �$ � 0 Z�$ � @ �! � ` �^& ^ � ��$ � ��$ � 0 ��$ @ ʧ$ H q�$ P ��$ X ��$ ` ��$ h �$ p '�$ x 2�$ � � @�$ � J�$ � _�$ � � m�$ � w�$ � ��$ � � ��$ � ų$ � ۳$ � � �$ � ��$ � �$ �$ �$ ��$ �$ �$ ( a�$ 0 ��$ 8 7�$ @ ?�$ H G�$ P O�$ X %�$ ` <�$ h S�$ � p g�$ � y�$ � ��$ � � ��$ � ��$ � ��$ � � ͩ$ � �$ � ��$ � � �$ p� � �$ l� % ʞ$ �� @& !� � l� ��$ m� �^& .x B �^& B �^& B @ �^& B ` _& B � _& B � _& B � &_& 2 4 � �� 5�$ ^ A�$ � � S�$ � � e�$ � u�$ � a& � r& � ��$ � �& � ��$ � ҙ$ � ݙ$ � � �$ � ��$ �
�$ � �$ "�$ �& � �& 0 �& 8 �& � @ �& P �& X �& ` & h ��$ p ��$ x ��$ � ��$ � : � � � & � & � !& � O�$ � К$ � �$ � ��$ � � �$ � $�$ � 6�$ � � E�$ W�$ i�$ � x�$ ��$ ( ��$ � 0 ��$ t� @ K�$ l� ` r� =_& V_& z_& �_& �_& �_& `& +`& Q`& z`& �`& �`&
�`& a& $a& Ea& na& �a& �a& �a& $b& Vb& ub& �b&
�b& �b& c&
7c& Sc& ) rc& y� �c& x� �c& 0� ( �c& x� ( �V& x� H �V& x� H x� �c& w� �c& �c& d& !d& :d& Sd& nd& �d& �d& �d& �d& �d&
e& (e& � �% y� Oe& x� �V& |� ( �V& |� ( x� ee& {� �e& � ��! �� �% y� �% w� ( ��% x� 8 ��% x� X �% w� x (�% x� � V& y� � 6V& w� � IV& w� � M|% w� � \V& w� � pV& w� �
{% w� �e& }� �e& y� 8 g�% *� � �V& q� � �e& ~�
� �� q� s� W& �� T�$ � _�$ � j�$ � v�$ � 0 ��$ � @ ��$ � P ��$ � ` ��$ � p ��$ � � ��$ � � �$ � � ȹ$ � � ��$ � � �$ � � !�$ � � Ϙ$ � � �$ �� ` �$ o�
�$ � � !�$ � � 8�$ � � M�$ � � `�$ � � t�$ ��$ ��$ ��$ OW& � ˫$ � 0 ۫$ � @ �$ � P ��$ � ` �$ � p 2�$ � � D�$ � � _W& � � |�$ � � 0�$ B � ��$ � ��$ � � Ϙ$ ʞ$ "� ��$ �� @ qW& �� }W& �� � �W& �� � �W& �� @ �e& � � �e& � � f& (� f& (� ʞ$ �� @ � - (� - �W& �� ! � �=& {=& W� �W& W� ��$ W� ( �W& W� 8 �W& W� H �W& W� X �W& W� h �=& �� � �=& �� � �=& �� �=& �� @ �=& �� � �=& �� � �=& �� �=& �� @ �=& �� � �=& �� � �=& �� �=& �� @ �=& �� � �=& �� � >& �� >& �� @ >& �� � ,>& �� � u�$ �� 8>& �� @ ?>& �� � F>& �� � L>& �� W�% B @ ʞ$ "� ` A ��$ �� 8 � ��$ ��$ Ҭ$ ڬ$ �$ �$ ( .�$ � 0 @�$ � @ P�$ � P j�$ B ` ~�$ B � ��$ B � ��$ B � ��$ B � �$ �$ &�$ .�$ D�$ 'X& ( h�$ � 0 z�$ � @ ��$ � P ��$ B ` ��$ B � ̼$ B � �$ B � ��$ B � ۭ$ �$ �$ �$ �$ C�$ ( R�$ � 0 d�$ � @ t�$ � P ��$ B ` ��$ B � ��$ B � ʮ$ B � �$ B � ��$ ��$ �$ �$ ,�$ (f& ( R�$ � 0 e�$ � @ v�$ � P ��$ B ` ��$ B � ��$ B � ��$ B � ��$ B � _�$ �� 8f& B Af& �>& B Nf& .x 8 o� B t� B @ _f& ��$ �� ��$ �� [� �� @ ��$ �� ` �$ �� � ��$ �� � }f& &?& B 5?& B D?& B @ S?& B ` �f& � , B z?& �� ��$ �� � �� �f& D , B �w � �f& , � N�! W� ��$ W� 0�$ �� @ �f& , М$ �� ڜ$ �� � �?& �� @
�$ �� � ��$ �� � �$ �� ! (�$ �� �' 3�$ �� `. ?�$ �� 5 M�$ �� �; W�$ �� @B b�$ �� �H �f& " , � ��% �! ��% �! � �f& ��% B ��% B
g& æ% B צ% B ��% B @ �% B ` )�% B � )g&
, Y& ��! � ��! � �$ � 0 �$ � @ �>& B ` �>& B � ��$ B � �$ B � �H& B � Y& B �F B Ag& B @ Hg& � &@& B 5@& B D@& B @ T@& B ` y�% B � ��% B � c@& B � q@& B � �@& �@& �@& �@& �@& %& q� ( �@& �� �( 7Y& �� `, �@& �� `> HY& �� �E TY& =� �H fY& �� J l�$ �� N _g& �� B �� B {g& � , B �w �� �� �g& B p �Y& VA& @ �Y& H �A& P �A& X �A& ` �A& h �A& p �A& x
B& � �% � ;B& � �Y& � Z& � Z& B � �% � �B& � �B& � �B& � �B& /Z& IZ& C& dZ& |Z& ( �% 0 >C& 8 pC& @ �C& H �C& P �C& X D& ` D& h -D& p =D& x gD& � wD& � �D& � �D& � �D& � �g& � �D& � �Z& � �Z& B � �Z& � �Z& � �Z& � [& B &[& B G[& B @ �D& � ` �D& � p �C& B � a[& � m[& � t[& � {[& � �[& B � �[& B � �g& B �[& �[& ( �[& 0 �[& 8 \& @ 0]& H �g& � , B �w R� �g& � `\& �� u\& �� ��% \� @ ��% \� � ٧% �� @ �% �� ` �\& �� �' �% B �5 h& �E& B �E& B �E& B @ �E& B ` �\& 8 � #h&
9h& � Oh& � mh& � �h& � 0 �h& � @ �h& � ]& B �h& B �h& B @ �h& B `
i& B � ��% �� � F& �� `6 &i& �� 7 5i&
Di& Vi& gi& ti& �i& �i& �i& @ �i& � �i& �i& j& #j& B ��$ A ��$ A @ .j& A ` A � <j& D Pj& B hj& �� �� {j& C �, �+% �� �% �� `I �E& �� �� Ѫ% �� @� P�$ �� �� Ƃ$ �� �� �% �� �� �E& B �� |�% �� �� G�% B `� ��% �� �� n�% B � ��% �� @� ��% B � F& �� � .F& � ɬ% 8 (� ��% 8 0� �% 8 8� �\& 8 @� �% B `� DF& B �� F& B �� ��% �� �� UF& B � dF& B � �F& B @� �F& B `� �F& B �� �F& B �� �F& B �� �F& B � G& B � G& B � *G& B @� >G& B `� RG& B �� fG& B �� {G& B �� �G& B � �G& B � �G& B � �G& B @� ��% �� `� 1�% 8 � A�% 8 � ��% 8 � Q�% 8 � ��% 8 � ��% B @� �j& �� `� �j& 8 �� �j& 8 �� �j& �� ��
$ B � {I% B � Y>& �� @� ˢ% �� @ �j& 8 @^ �j& B `^ ��$ �^ ��$ �� �^ ��$ 0� �a �j& 8 @d �j& B `d k& B �d k& 8 �d @� " �� �� �� �� �� �� �� �� �� gk& uk& k& �k& �k& �k& �k& C. �� [ B x� B @ V B ` gK B � � B �
�� �k& $ C. �� f� B 2� B @ ݍ B ` [ B � x� B � V B � gK B � � B
�� �� �� ��
�� ��
�� ��
�� ��
�� ��
�� ��
�� ��
�� ��
�� ��
�� ��
�� ��
�� ��
�� ��
�� ��
�� ��
�� ��
�� ��
�� ��
�� ��
�� �� "
�� �� �k&
l& x� ��! x� ��! x� @ l& w� ` &l& w� p 4l& y� � Gl& y� � K�% y� � \�% y� � cl& y� � rl& �� �l&
l& x� �l& x� �l& x� @
�% x� ` 4l& y� � Gl& y� � K�% y� � \�% y� � cl& y� � �l& �� �l&
l& x� �l& x� �l& x� @
�% x� ` 4l& y� � Gl& y� � K�% y� � \�% y� � cl& y� � �l& y� � m& �� m& � ��! {� ,m& y� Im& y� ( \m& y� 0 qm& y� 8 �m& y� @ �m& y� H �m& �� P �� �m& � ��! {� ,m& y� Im& y� ( \m& y� 0 qm& y� 8 �m& y� @ �m& y� H �m& �� P �� �m& � ��! {� ,m& y� Im& y� ( \m& y� 0 qm& y� 8 �m& y� @ �m& y� H �m& �� P �� �m& � � �� �" �� �" �� n& �� n& �� n& �� n& �� #n& �� *n& B�! �� 3n& �� 8n& �� �� �� �� �� �� �� �� �� �� �� �� �� �� �� �� �� �� �� �� �� � � � � � � � �� �� Un& cn& {n& �n& �n& �n& �n& �n& �n& �n&
o& ,� � @
� o& 0o& @o& Po& jo& �o& �o& # � �o& �����o& �o& p& 4p& Qp& pp& �p& �p& �p& �p& �p&
q& 4q& Pq&
mq& �q& �q& �q& �q& r& &r& Gr& hr& �r& �r& �r& �r& s& "s& >s& cs& �s& �s& �s& ! �s& 0 �
�s& � � �� � @
�� � B � � � � �s& � L � � � t& ( �
�" &t& 0 =� y � L 3t& h � � � L =� L � Ü W ;t& 6 &� � | @ _� ~ �
5 �� %� Jt& � � $� @ Zt& � / � $� @ ot& )� '� {t& R- +� (� �L �5 � � @
,� -�
.� �t& ( �
6
� � ! . � #
3� #� "� (� '� $� � 0� � �� �t& �� �) �� @ �) `
��
�� � 0 � m � � @ � � @ V � � g� � � �t& L � �t& @! �� L �! �t& � " �t& 8 @" u& 8 H" /u& `" ?u& t �" Nu& �" 3
t �# `u& � $ � � �$ Ü W % 85 @% nu& `% � p% �u& 8 �% �x
8 �% �u& 8 �% �u& 8 �% �u& 8 �% �u& 8 �% �u& 8 �% �u& 8 �% �u& �% v& �% v& & 'v& & 4v& � @& Av& � �& 4b 8 �& Ov& � �& 7` � �) Yv& �+ hv& , yv& , �v& @, �v& `, �v& �, �H v� �, �v& � - & @- �v& � `-
!� �v&
�v& �v& w& +w& 7w& Rw& jw& @ �w& � �w& �w& �w& �w& �w& �w& x& x& .x& Ix& @ Xx& � mx& |x& �x& �x& �x& �x& �x& @ �x& � y& y& ,y& Oy& jy& F� �y& �y& H �y& N �y& T �y& Z �y& i �y& @ �y& z& ,z& Gz& `z& vz& �z& �z& �z& �z& �z& G� �z& G� #�$ D� @ {& F� ` {& ( ({& 8 � 8 5{& 8 9{& 8 � B �6 B @ � A � � A � M{& B Y{& � 8 � �6 B � A @ e{& x{& �{& �{& �{& �{& M� �{& @ }�# K� ` �z B � J�
H� �! K � �{& �� 8B! �{& w� @ �{& � ' `� �
|& �� � |& D� � *|& D� <|& 8 S|& 8 ( ]|& 8 0 n|& 8 8 �|& 8 @ �|& 8 H �|& 8 P �|& 8 X �|& 8 ` �|& 8 h �|& 8 p }& 8 x }& �� � &}& W� @ 8}& W� � J}& W� @ \}& � � m}& W� � �}& ]� @ �}& �� � �}& � �}& � �}& � �}& &�
�}& &�
�}& 8 @
~& � `
~& � �
1~& �� �
Ü W �
�� �� �" � @ G~& 8 ` Z
! � � �% I� � P~& �� [~& �� @ E� (� � h� �� � d~& F� � �" 8� � x~& �� @ �~& B � �~& � �~& �~& �� �~& � @ �! Z� ` �~& �� � �~& �� �~& [� �~& � !& 8 � J& �� � S& Z� � h& �� ɠ �� �! & �� @" �& G� �" �& �� �" �& 8 �" �& �� # �� !� �% �& B �% �& �� & �& 8 `' �& �� �' %�&
2�& D�& R�& c�& t�&
��& ��& ��& ��& Ā& Ԁ& � �& F ��& � �& �& -�& M�& m�& ~�& ��& ��& ��& ҁ& �& ��& �& $�& 8�& L�& c�& s�& ��& ��& ��& ł& ܂& �& �& 1�& P�& o�& ��& ��& ��& ǃ& & �& ��& �& W>" T� 8� P� &�& Q� @ 2�& 8 ` D�& h
W� � �> � R�& ^�& l�& t�& �& Y� � ��& ��& R� ��& S� ��& T� @ ��& Z� `
[� Ʉ&
h �& ^� �& _� @ ��& `� � �& a� � �& '�& @ 7�& b� � F�& b� � U�& c� `�& � @ z�& � � ��& � � ��& � R� S� T� Z� U� Q� � ��& ��& �@! b d� � � ��& ��& օ& �& ��& b f� � � �& h! �& 6�& E�& b h� � � U�& _�& q�& ��& ��& ��& ��& ��& & b j� � � Ά& �& ��& ��& �& �& (�& � 6�& b l� � � I�& T�& h! 8B! b n� � � \�& q�& ��& ��& ҇& h! �& �& �& b p� � � 3�& J�& a�& �& ��& ƈ& � ܈& b r� � � ��& �& �& .�& h! � G�& h! T�& b t� g�& u� � � n�& ~�& h! ��& b w� � ��& o� 6�& m� ��& k� ��& k� ��& q� ��& x� ( Ӊ& s� 0 �& u� y� � �p ��& �� ��& �� �& H �& W� P &�& {� � d� A�&
W�& 8 � |� � `�& h�& z�& ��& ��& ��& �& ��& �& b ~� � � -�& 1�& 8�& h! L�& b �� � � Z�& h! 1~& b �� � l�& � ��& ��& ��& �� � �V ��& & � � ы& & �& '�& ?�& `�& ~�& ��& Ì& b �� � & � �& �& h! �& � (�& :�& L�& � j�& h! �& � ��& ��& h! ݍ& �& "�& F�& h�& ��& � ��& h! & � �& h! ��& � 7�& p�& h! ��& � Տ& �& ��& �& +�& h! F�& � ��& p�& ��& ��& Ɛ& А& � �& �& �& � 4�& W�& y�& h! ��& � ��& h! �& �� �& �� �& �� �& 2�& �� K�& �� ( e�& �� 0 ��& �� 8 ��& �� P ݒ& �� X �& �� ` �& h 7�& �� p � x P�& �� � i�& �� �� � ��& ��& ��& ӓ& �� �� � �� ��& �& �� �& �� � � 5�& O�& ��& ��& Ɛ& ��& b �� � Ҕ& �& �� � ��& }� �& �& '�& b �� � � :�& }� C�& b �� � M�& i�& �� C�& �� t�& ��& X� � ��& ��& h! ��& b �� � � ��& h! ߕ& b �� � � �& �& �& h! �& b �� � >�& b �� � � f�& h! ~�& b �� � � ��& ��& Ζ& h! �& b �� � � h!
�& �& =�& V�& g�& |�& ��& ��& ��& b �� � W� � ��& � �1 � �& b �� � W� � �& h! '�& b �� � � :�& O�& c�& h! n�& b �� � z�& � ��& ��& ��& ��& Ę& h! Ҙ& � �& ��& �& �& h! � )�& ;�& O�& h! a�& b �� � � o�& ��& ��& ��& ϙ& h! �& b �� � �& �& �& �� (�& B�& R�& ^�& w�& & ��& 8 ��& �� e� �A ��& �� ��& ��& ( ʚ& �� 0 �& �� 8 ��& �� @ �& �p H �& �� � !�& �� � 1�& sz 8 G�& � ]�& � v�& � 0 ��& �� @ ��& �� H ��& �� P ԛ& �� X �& �� ` �& , �! N� �& 8 (�& 8 ( A�& 8 0 b�& 8 8 ��& 8 @ ��& 8 H ��& B ` Ϝ& B � �& B � �& B � 6�& �� � x~& . � �@! e� B�& g� E�& i� �& � O�& n�& �� @ �! N� @ ��& 8 ` ��& 8 h 8B! o� p ��& 8 x ��& �� � Ý& B � ϝ& �� ߝ& 0 �& �� 8 �& B ` �& �� � �& � 2�& �� � E�& �� � a�& 8 � ��& 8 � ��& 8 � ��& 8 ˞& 8 �& 8 �& ��
�& �� �& �� � Ҕ& �� � !�& �� � ��& �� � �& �� � 2�& �� � E�& �� � V�& �� � _�& 8 w�& �� ��& ��& �� ��& �� $� �� @ ��& � P ��& �� ` ğ& p P� �& �& �& �& .�& �� I�& @ Q�& n� ��
�� d�& y�& ��& ��& Ǡ& �& ��& �& 7�& N�& f�& z�&
��& ��& ڡ&
��& t z @ �& �n �� �� �� @ �� �� � �& 8 � }& X "�& �� 2�& �� B�& x� 8 .�& �� @ � R�& e�& x�& ��& �� �� �� �� � ��& ��& Ѣ& �� �� �� �!!
�& ��& �& 1�& I�& Z�& j�& ��& @ ��& � ��&
�� ģ& B ͣ& A ף& �� � �� �& �- �& �& �& -�& G�& g�& g �� {�& �� @ ��& �� � ��& �� � g �� ` ��& �� ��& �� @ ��& �� � դ& �� � �& �� �& �� @ �& �� � �& �� � +�& �� F�& �� @ W�& �� � m�& �� � 0 ��& �� ��& �� @ ��& �� � ��& �� � å& �� ԥ& �� @ 0 g �� ��& �� @ ��& �� � �& �� � ��& �� �& �� @ ` �& �� !�& �� '�& �� 3�& �� E�& �� K�& x ' �� �3" 8 �� @ ��" �� @ � �
�� \�& V� \� h� f[ n V� @ \� `
�� d�& ( o�& }�& ��& �� @ ��& �� � ��& �) 8 ��& ��& 8 @ ֦& H �& ` �& 8 � �& � �& )�& I�& u�& ��& ��& ܧ& ��& %�& K�& y�& ��& Ǩ&
�& �& ?�&
g�& ��& ��& ک& ��& �& E�& j�& ��& ��& �& �& 5�& [�&
�� �� x�& ��& ��& ��& ѫ& �&
�& �& 1�& G�& \�& t�& ��& ��& ��& Ϭ& � � �� ݬ& � �& 8 �& 8 �& %�& �� @
�� �� 1�& C�& [�& p�& ��& ��& ��& ȭ& �& ��& �& )�& B�& ^�& v�& ��& ��&
Ů& �& ��&
�& +�& G�& X�& z�& ��&
��& ͯ& �& �& �& �& 0�& D�& Y�& i�&
4 �� }�& ��& @ ��& ` ��& � ��& � ��& � ɰ& �� � & �� �& �� �& �� @ ��& ` �& �� � $ �& �� �� �& @ +�& ` �� � ��! � �� � ;�& 8 � H�& 8 � F4" 8 � Q4" 8 � �� �& �� 4 T�& �� Y�& �� ^�& �� h�& 8 w�& �� ��& ��& ��& ��& ʱ& ݱ&
�� �& �& �& 5�& M�& f[ B n B `�& B @ j�& B ` �) 8 � t�& 8 �
�� ��& H ��& ��& ��& �� @ ��& �� � Ų& B� @ Ӳ& B� � � �� � �& 8 � q� [�
�� �! E �8g l� w� �g R� @ [~& �� � R� � � �& Z� � ��& i� @ Y j� @ ��& w� �& w� (
�& w� P )�& w� x ;�& w� �
K�& w� � d�& � � �� " �� � s�& t� � w� � ~�& �� ��& 8 @ ��& h� � ��& �� ó& �� @! Գ& � " �� a� @" �& � `" ��& S� �" �& 8 �" �& 8 �" 5�& 8 �" D�& 8 �" X�& 8 �" l�& 8 �" }�& 8 �" ��& �" ��& �" ��& # ��& � # �% I� �# ��& P� �# Ѵ& � `$ ڴ& �$ g �� �$ � ! 8 % �& W @% ��& � �%
�& �� �& �& 8 `' (�& B �' {N � �' 8�& � �' M�& �( Y�& � �( h�& j� @4 t�& � �4 C=! 8 �4=� � �4 �& 8 �4 ��& 8 �4 ��& B �4 � B 5 յ& � @5 P�
� @6 �& 8 `6 ��& 8 h6 �& 8 p6 �& � �6 (�& 8 �9 @�& 8 �9
�� T�& b�& p�& ��& ��& ��& �x �_ ��& 8 �
�� Ŷ& � ;� �� ?� �� E� �� B� ֶ& � {N � ' �� �� @ �w �� � �% I� � ߶& 8 �
� �& �& �& .�& U�& �& ��& � ַ& B �& B �& B �& B *�& B <�& B K�& B Z�& B h! B p�& b � o� B ��& ( � �� � B @ V� B ` \� B � ��& � � (�& B � ��& �� � ��& �
� ˸& ## �� �& �& �& �& (�& A�& Y�& n�& ��& ��& ��& ι&
�&
�& ,�&
K�& g�& |�& ��& ��& ��& Ժ& �& �&
�& 0�& F�& \�& n�& ��& ��& ��& ۻ& �& �& .�&
F�& Z�& n�&
��& ��& ��& ؼ& �& �& /�& K�& h�& ��& ��& ��& ý& н& B & B & B @ �& B ` �& 8 �
�
i� �& �& '�& ?�& J�& b�& {�& .x 8 ��& [� @ �7 � � ��
� � ��& ��& ��& վ& �& �& �& 0�& C�& V�& i�& |�& ��& ��& ��& Կ& �& �& �& 7�& M�& a�& v�& ��& ��& �& �& �& �& "�& <�& K�& `�& t�& ��& ��& ��& �& ��& �& &�& B�& >� �� U�& @ �� ` g�& � n�& X ~�& �^ ��& �^ ��& }�& ��& @ ��& ` g�& � ��& ��& � ��& � ��& �
� ��& ��& �& �& � H� � �� "�& � ��& � P� 2�& F�& V�& j�& ��& ��& ��& ��& ��& ��& ��&
�& �& -�& 7�& A�& K�& U�& _�& i�& s�& �!! ��& ��& ��& ��& ��& ��& ��& ��& �& )�& 9�& S�& h�& }�& ��& ��& ��& ��& ��& �& �&
8�& T�& p�&
��& ��& �$ � ��& ��& ��& ��& �& �& "�& 1�& @�& O�& ]�&
m�& }�& ��&
��& ��& ��& ��& ��& ������& �& 0�& K�& f�& ��& � 6 B ��& #� ' "� � B ��& ��& ��& ��& ��& ��& ��& ��& �& &�&
1�& D�& T�& d�& t�& ��& ��& ��& ��& ��& ��& � ��& ������& �& %�& :�& O�& d�& y�& ��& ��& ��& ��&
��& ��& ��& ��& �& �& &�& ;�& I�& _�& }�& ��& ��& ��& ��& �& !�& �! (� �� -� �6 @ ` 7�& �6 V� H�& @ A� 0� ` .� Z�& �8 l�& y�& ��& ! ��& " ��& # �2 2� @ /� ��& ��& �& �& �& 0�& ?�& N�& ]�& d� � Q� 3� ��& B r�& � ��& @ ��& B ��& B ��& B @ ��& B ` ��& B � ��& B � �& B � )�& B � ?�& B N�& B [�& B @ g�& B ` s�& B � ��& B � ��& B � ��& B � ��& P ��& 5� ��& 8 ��& B ��& B @ ��& B ` ��& �& %�& 0�& � B � 4� J�& � T�& B g�& B w�& B ��& B ��& B ��& B ��& B �! B ��& B 7$" B ��& B
��& B ��& B
��& B �& 0 J�& 9� �& B �& B @ /�& B ` H�& B � ]�& B � t�& B � ��& B � ��& B ��& B ��& B @ ��& B ` ��& � �& B �& B '�& B 9�& B K�& B ]�& D q�& :� ҷ B � |�& ;� � ��& B � ��& B � ��& 8 ��& ��& B ��& B ��& B @ �& B ` 8�& B � Y�& j�& B ��& B ��&
@ ��& =� � >� � ��& B � ��& B ��& B
�" @ �& H '�& B ` :�& B � M�& B � \�& B � o�& 8 � �& � ��& s� �U! ��& e\ B �� B ��& B @ ��& � ��& 8 ��& 8 ��& 8 ��& A� �& B �& ' B� )�& B D�& B @ ^�& B ` C� � �" � t�& z�& ��& ��& d~& �" E� � ��& R & ��& G� G� ��& ؆" � �" � ��" � �" 0 %�" 8 @�" @ a�" H o�" P ��& ��& B ��& B ��& �" B �" B ��& (� @ �& ` !�& h 7�& (� � J�& F� � ? � Z�& � �X N� r�& @ Q7 � ~�" � L� x�& ��& B ��& B ��& B @ ��& M � ��& Q� ��& M� ��& R� � �P � ��& � ��& B � `�% B �& B !�& B @ <�& B ` O�& B � \�& B � ��" B � n�& B � {�& B
��& B
��& B @
��& B `
��& l� �
��& l� � ��& l�
�& B @ �& B ` ,�& B � 7�& B � M�& B � c�& B � ��" B t�& B �" B @ ��& B `
�" B � ��& B � ��& B � ��& B � ��& B �& B �& B @ 3�& B ` B�& B � O�& B � ]�& B � <�" B � �& B ��& B ��& B @ ��& B ` �& B � -�& B � T�& B � |�& B � ��& B ��& ��& ( ��& H� 0 ��& � �& I� � �& � 6�& K�& H� e�& � }�& I� � ��& � ��& � ��& H� � ��& p ��& I� x �& � *�& � ?�& H� � Y�& H q�& I� P ��& B � ��" J� � ��" J� ��" B ` ��" B � K� O� ��& ��& ��& ��& ��& �& .�& C�& W�& p�& ��& ��& ��& ��& #�& E�& T�& \�& k�& |�& ��& ��& ��& Ҝ ��& ��& ��& ��& �V �G$ V� �& �6 B
�& S�
X� �& H %�& 5�& B�& @ \�& ` h�& � |�& � ��& � ��& � ��& ��& ��& @ ��& ` ��& � �& � �& � )�& � D�& 8 � ]�& y�& ��& � ��
� ?1 � 6 B ��& @ ��& H ��& }� P ��& � ��& B ��& ]� }� B o� B @ ��& ` ��& h ��& B �
�& 8 � "�& 8 � ,�& 8 � :�& Z� �
[� W� F�& sz 8 Y�& 8 d�& 8 � 8 n�& 8 ��& ��& ��& ��& ��& �& �& '�& <�& U�& n�& ��& ��& ��& ��& ��& �& $�& @�& X�& p�& h ��& d� ��& b� ��& � B� ��& ��& 8 ��& � ��& 8 @ ��& � `
�& 0 �" �& *�& @ 5�& 8 ` =�& � I�& � P�& � W�& � � c�& � q�& � ��& @ ��& ` ��&
� ��& ��& ��& c� @ ��& e� � ��& f� ��& � ��& � �& � � �& � � �& � +�&
� 7�& � � ��& j� J�& 0` {N � ' �� >� �� @ [�& B ` �� �
h� i� o�& � |�& ��& ��& ��& ��& ��& ��& ��& �
k� � ��& � ��& B ��& B ��& B ��& B ��& B ��& B �& B �& B �& � '�& B �& B ��& m� � n� � 3�& o� D�& V�& n�& ��& ��& ��& ��& ��& ��& �& *�& F�&
i�& ��& ��&
��& ��& ��& Ҝ ��& ��&
�& ��& q� �V o�& l� ( r� 0 s�&
� p� o� B }� B @ �& B ` ��& }� � #�& B ?1 B @ [n �� ` 2�& B � ף v� �
t� s� =�& % �1 8 L�& P�& T�& X�& qk � ( \�& 0 o�& P �" @ ��& ` ��& ��& ��& ��& ��& ��& ��& ��& ��& �& �& �&
(�& 4�& @�&
V�& m�& ��& ��& ��& ��& ��& ��& ��& �& �& 1�& Y�& � k�& �& v�& ��& 8 @ ��& 8 H ��& ` ��& 8 � �& 8 � $�& 8 � <�& � �#! � M�& � _�& � �
� p�& y�& ��& ��& ��& ��& ��& ��& �& .�& F�&
S�& h! h�& b {� ��! w�& � ��& ��& ��& ��& ��& ��& ��& ��& ��& ��& ��&
��& ����] ��& �& �& $�& T �5 *� 0�& +� >�& &� @ G�& $� ` T�& ~� � \�& }� � e�& � }�& 8 � ��& 8 � ��& 8 � ��& ��& ��& @ �& ` #�& 8 � 6�& � F�& � Q�& � ]�& |� g�& ��& 8 @ �& 8 H $�& 8 P <�& X �#! ` M�& � _�& � � s�& h �x d� ��& 8
�� ��& ��& ��& ��& ��& B ��& B ��& B @ �& B ` Z
! ( �! R� �� '�& f� � ? t� @ 0�& �� ! �� �� �! :�& �� $ G�& w� @% �% I� �% T�& q� �% a�& @) � � �) l�& - ��& � @- x5 m� �- ��& A� �- ��& � . ��& � @. ��& � �0 ��& � �0 ��& � 1 ��& � @1 ��& � �1 ��& %� � ��& ;� � ��& 8 @� ��& 8 H� �& 8 P� �& 8 X� -�& *� �� <�& �� �� G�& }� � � �� X�& � � ! � @� ! � �� /! � �� x; � � b�& *� ��o�& *� @�� _� >
�� �
! � � !� Ķ A @ ɶ B � x�& A � �% I� � "� @ ��& #� � ��! ?� � ��& 8 �
�" @� � ��& � ��& �� � � ! x ��& ^� ��& �� @ �% I� � � W ��& A @ ��& S� ` ��& 8 � ��& 8 � � �& �& h! �& )�& 6�& C�& Q�& _�& b �� � � o�& }�& ��& h! ��& b �� � � ��& ��& ��& ��& ��& h! ��& b �� � � Ɛ& ��& �& !�& ��& 4�& b �� � D�& < V�& 8 G �! A g�& �� @ s�& �� H �& A ` ��& 8 � ��& A � D� �� � ��& �� � ��& A � ��& A ��& A �& B @ �& B ` 5�& B � U�& B � �! 8 �
�� k�& ��& 8 ��& 8 ��& 8 ��& 8 ǣ B ��&
( ��& � ��& B
�& B @ %�& B ` >�& B � U�& B � l�& B � ��& B � ��& B ��& B ��& ��& ��& �& =�& S�& k�& ��& ��& ��& ��&
�� ��& �& �& *�& ����E�& � [�& p�& ��& ������& E� (� h� �� �& ��& �& �& �& �& '�& D�& V�& j�& ��& ��& ��& ��& 8 x~& �� @
�� �� � �& �& � j5 � B/ �� �& �� �� � �� � �& �& h! ��& b �� � �~& �& �� �& �� �& 1�& �� <�& �� @ N�& � � � U�& 0 � H� �% I� @ � |� � 6 &� � d�& B � t�& I� �M! J� @
�� �� x�& 0 � �� �% I� @ � |� � 2� B � 6 &� � t�& I� ��& �� @
�� �� ��& � ��& ��& �� @
�� �� �~&
0 �& 8 �& 8 �& �� ��& 8 @ �& � ��& 8 � ��& � 7�& F�& T�& @ y�& � ��& ������& �& �& �& *�& � A�& X�& g�& t�& �& ��& ��& ��& b �� � � �& �& �& ��& �& )�& 7�& S�& b�& b �� � ��&
$ ��& 8 ��& 8 ��& �& 8 @ �& ` �& B � �& 8 � -�& 8 � N�& 8 � h�& 8 � ��& �� � ��& �� � ��& 8 �~&
` �� �� ��& 8 �& 8 ( �& 8 0 �& @ �& 8 ` 0�& B � @�& 5^ � V�& 5^ y�& B � ��& � � ��& � � �& B � V� ��& \�& B�& @ �& ` ��& � 5�& � �& � �& Ҋ$ +�& \� @ 3�& ` U�& � n�& r�& 8 ~�& 8 ��& 8 ��& 8 ��& 8 ��& 8 ( �& @ �& �& ��& �& @ w �& 8 /�& D�& H�& 8 _�& T V� �� �& �� � n�& �� � �& �� � w �� @ D�& �� � o�&
, ��& �& ��& � ��& � ��& � ��& � �& �& �& 8 @ ��& H �& P �& 7�& ^�& ��& ��& �& ��& & ' M ' r ' � ' � ' � ' ' ## � �� � 6' � C' �x � � d' x' �' �' � g �� � �� � �' � � �' �� � � @ �' ' *' M' g' �� |' 8 � t�& � �' � �' h� {N � �' �� �' B� �2 \! �� 3
� � � �' � � @ �' � G� j� �' � @ �' j� �' � �' �
' � @
� ' '' 2' =' K' `' s' �' ��$ � �' �� � ��& @ ��$ � ` [� �'
( �' B �' B D� �� @ �' B ` ' B � *� B � 8� B � ' B � -' B ?' H' D �- B ]'! � [' ( g �� ��& d~& ( t' 0 �& B @ �" B ` }' B � �' B � �' W� � �' $ �"! 8 �"! 8 �"! 8 �"! B �' B @ �' B ` �' B � ' B � ' B � H' B � Y' B w' B �' 8 @ �' H �' � ` �#! � �#! B � �' �' �' �' ' �� B [N ?' B @ g �� ` O' T� � h' P� � ' B � �' � �' � �' �' �' �' ' !' 6' N' f' '
�' �' �'
�' �' ' )' <' R' i' ' �' �' �' �' �' ' ����( ' Ϫ / pk > @ � > � : ' � B D) B H ' B @ �? B ` x� B � R ' B � Y ' B � a ' B � �~& k ' { ' � ' � ' � ' � ' � ' � '
' � �' W� �& ^� � �& _� � ��& `�
' 8 @ �& a� � �& � � '�& � � ,
' � � 7�& U� F�& U� =
' U� @ M
' B ` `
' � t
' B � z�& 8 � � ' � � �
' 8 �
' 8 �
' 8 �
' � �
' �
� [� v� ' ' ' + ' M ' b ' ' � ' � ' � ' � ' ' ! ' @ ' _ '
u ' � ' � '
� ' � ' � '
' #
' L
' w
' �
' �
' �
'
' ,' N' {' �' �' �' ' &' F' a' �' �' ! �' �' �' $' I' o' }' �' �' �' � B �' B �' 0 f[ B� n B� @ � B� � �
B� � �' B �' B �' B @ ' B ` &' � ;� � ?� � � E� � 4' H ;� B� ?� B� @ E� B� � D' B� � N' B� Z' B� @ e' B � m' B � w' B � �' B � �' B �' B
� �' ;� B ?� B E� B @ �' L� �' � �' � �� �' � `� �' � �e � � � � �' ," �' � �' �� �D �' �� � �' �� � � � � � L� �' � �' � ' P� �� ' 8 `2 1' 8 h2
�� <' �� G' �� � � U' K `' �� �� � q' �� � ~' B @X
�� � " � �' �' �' �' �' �' ' (' D' `' q' �' �' �' �' �' �' ' #' � 2' � B' � @ ��& ]� ` �& �� � Q' � � a' 8 �
� r' �' � �' �_
� �' �' �' �' �' �' �'
' "' E' W' B a' B j' B @ v' B ` �' B � �' B � �' 8 � �'
�' �'
' .' V' ~' �' �' �' ' >'
d' �' �' �' �' ' 5' X' o�
� g' V� B \� B p' f[ n V� @ \� ` y' �'
� �'
� @ �'
� � �'
� � �' ��
� �'
� @ �
� � �'
� � �' н& B & B & B @ �& B ` �& 8 � �' �' �' �'
' %' 7' I' Z' y' �' �' �' �' ' ' 3' M' i' �' �' �' �' �' '
/' @' S' f' y' �' �' �' �' �' �' ' ! ' 9 ' N ' e ' � ' � ' � ' � ' � ' ' ' '
H ' k ' � '
� ' � ' � ' � ' ' - ' J ' i ' y ' � ' � ' � ' � ' � � ' ~�
� ' � @ ��& � � � ' � ` ��& � � � ' � � ' � � ' � �
� ' + ' B ' a ' t ' � '
� ' � ' � ' � ' ' , ' F ' b ' � ' � ' � ' V� B \� B � ' � ' B � ' B KJ Ų& B Ӳ& B � ' B @ !' B ` z 0 !' B %!' B 7!' B @ L!' B ` `!' B � s!' B � �!' B � �!' B � �!' B �!' B �!' B @ �!' B ` "' �) B �A B "' B @ ("' B ` 3"' B � @"' B � K"' B � U"' L �A B ,
�� `"' �� � i"' �� � s"' �A B �� B ~"' �"' B �"' B �"' B @ �"' B ` �"' B � �"' B � �"' � � ��& � � ' � � �"' B � � ' � � � ' � z !� � � ' � ��& � � � ' � @ �"' � � �"' � �"' � @ �"' � � #' B � #' B � %#' B /#' B C#' B @ O#' B ` ]#' B � m#' B � }#' B � �#' B � �#' B �#' B �#' B @ �#' B ` $' B � A$' B � c$' B � �$' B � �$' B �$' B �$' B @ %' B ` %' B � %' B � -%' B � <%' B � S%' B l%' B �%' B @ �%' B ` �%' B � �%' B � �%' B � &' B � &' B
1&' B
J&' B @
d&' B `
{&' B �
�&' B �
�&' B �
�&' B �
�&' B �&' B '' B @ ('' B ` B'' B � Y'' B � r'' B � �'' B � �'' B �'' B �'' B @ �'' B ` (' B � (' B � 6(' B � P(' B � g(' B
�(' B
�(' B @
�(' B `
�(' B �
�(' B �
�(' B �
)' B �
)' B 2)' B >)' B @ L)' B ` \)' B � l)' B � �)' B � �)' B � �)' B �)' B �)' B @ *' B ` &*' B � 5*' B � D*' B � S*' B � b*' B y*' B �*' B @ �*' B ` �*' B � �*' B � �*' B �
+' B � &+' B @+' B W+' B @ p+' B ` �+' B � �+' B � �+' B � �+' B � �+' B ,' B ,' B @ 5,' B ` N,' B � h,' B � ,' B � �,' B � �,' B �,' B �,' B @ �,' B ` -' B � ,-' B � C-' B � \-' B � v-' B �-' B �-' B @ �-' B ` �-' B � �-' B �
.' B � !.' B � :.' B I.' B X.' B @ g.' B ` v.' B � "' "� � �.' B � U"' #� � s"' $� �.' �� @ ~"' %� @ �.' � �.' � @ �.' � �.' �"' (� &� �.' f[ n V� @ \� ` �.' �.' /' 8 */' *� B/' p �x � K/' � T/' � @ ]/' � � f/' � @ � � � p/' 8 � �/' +� �/' @ �/' )� ` �/' � � �/' � �' � 8� @ �/' 8 ` �/'
L �/' � ]/' � @ T/' � �
0' @ 0' � ` ��& � � ,0' 8 90' Q0' 8 @ Z0' 8 H w0' $ �0' �0' �0' @ �0' ` �0' � �0' � �0' � �0' � �0' �0' , �) 8 �.'
1' .� @ 1' /1' B1' O1' [1' j1' y1' �1' �1' �1' �1' �1' 2' !2' /2' 6�
8 5� � � � � 4� J2' T2' o2' �1' 2� @ �2' 8 �/' -� B/' ,� ` �2' � �2' � &� 3� � �0' /� �2' 0� ` �2' 8 � �2' 8 � R� 7� � �2' 8 �2' 8 � ' ~�
@ �2' ` �2' � [1' 1� � 3' 0K � <� �% I� @ 2� � ? >� � 3' �� *3' � :3' J� J3' M� @ _3' R� � �3' V� � �3' Y� �3' \� @ �3' _� � �3' a� � 4' d� 4' a� @ 64' g� � X4' g� � z4' g� �4' i� @ �4' k� � �4' n� � �4' g� �4' p� @ �4' J� � �4' s� �
:� ;� 5' 5' t� 45' F5' v� @ =� b5' }5' �5' �5' �5' h ��& d� ��& ?�
@� �5' �' B� �' B� @ �' B� � �' B� � 6' �' �' 6' Q0' 8 #6' 8 46' 8 B6' �! � @ V6' �� B� �' B� @ � B� � �' B� � `6' � � ' ~�
� '
� @ ��& �� � � ' �� ` ��& �� � � ' B� � ' E� � l6' C� � �x �� � v6' D� � �"' &� @
F�
I� 9� H�
I� L� G� K�
I� � O� Q� �6' � �6' B �6' B @ �6' B ` �! ^� �
P� N�
8 I� T� U� F� � S�
I� X� A� W�
I� [� � Z�
I� ^� � ]�
I� 8 `�
I� c� B � b�
I� f� �� e�
I� � h�
I� � j�
I� m� � l�
I� �� � �� � o�
I� r� � q� �6' �6' �6'
L� � � � u� 7' 47' K7' a7' w7' �7' �7' �7' 8' *8' J8' i8' w8' �8' �8' �8'
z� �8' �8' �8' �8'
|� �8' �8' f� !�& ��
~� �� 9' 0 9' � 9' x� @ %9' 8 ` :9' � F9' � S9' 8 � `9' � q9' �9' �9' @ �9' ` �9' h ��& d� ��& ?� �9' �
�� �9' �) 8 �9' �9' 8 @ :' 8 H :' ` -:' � G:' X:' g:' v:' @ �:' ` �:' � �:' � �:' �:' �:' �:' @ �:' X �:' �:' ;' �� @ ;' �� � ;' �� ;' 8 � �� -;' 6;' =;' �� @ �� 8M � �� �% I� @ F;' �� � Q;' �� `;' 8 �i o;' ( @ y;' �� �;' �� @ �;' �� � �;' �� � �;' �� �;' �� @ �;' �� � �;' �� � �;' �� <' �� @ 1<' �� � � �� � B<' �� b<' �� @ y<' �� � �<' �� � �<' �� �<' �� @ �<' �� � �<' �� � �<' �� �<' �� @ �<' �� � =' �� � =' �� (=' �� @ 6=' �� � E=' �� � Q=' � _=' � @ k=' � � {=' � � �=' �� �=' � @ �=' �� � �=' � � �=' � �=' � @ >' � � *>' � �
�� �� �� =>' � 6;' B �:' B H>' B @ �A B ` 9' B � %9' B � S9' B � �� B � �k B T>' B d>' B @ o>' B ` >' B � �>' B � �>' B � �>' ��
�� �� �� �� ��
�� �� �� �� �� �� �� �� �� ��
�� �� �� ��
�� ��
�� ��
�� �� ��
�� 8 ��
�� �� ��
�� ��
�� �� ��
�� ]� ��
�� �� ��
�� � w� ��
�� � w� ��
�� f� ��
�� ��
8 �� ��
�� 8 8 �� �� ��
�� �� �� ��
8 �� f� B ��
B �� ��
8 �� �� ��
�� �
�� �
�� � � �
�� y� �
�� � � � �
�� }� � 8 �
�� }� 8 �
�� }� {� 8 �
�� 8 � �>' �>' �>' �>' ?' "?' F?' �! ^� i?' � x?' ]� @ � �?' B �?' B �?' B �?' B �?' B �?' B �?' B �?' B
@' B @' B /@' B
F@' B U@' B [@' B a@' B g@' HK �% I� 2� B @ 3' �� � ~@' �� Y �@' � �Y � � �Y �@' B Z 8 �@' p �@' � �@' � @ �@' � � A' � � &A' � 2A' � @ EA' � � \A' �� � {A' �� �A' �� @ �A' �� � �A' �� � �A' �� �A' � @
� � B' &B' A \� A )� A @ e\ A ` � B � 1B' EB' XB' fB' wB' �B' �B' �B' �B'
� � � � P� � �
� � ]� �� �
� O� �
� � � � �
� � �
� 8 � � �
� 8 �
� � � ]� �� � �
� ��
8 � ��
� �� ��
� ^� 8 ��
B � ^� 8 �� �B' �B' �B'
C' C' 2C' NC' eC' yC' �C' �C' �C' �C' �C' �C' �C' D' &D' >D' UD' kD' �D' �D' �D' �D' �D' E' AE' iE' �E' �E' �E' �E'
F' /F' LF'
jF' �F' �F' �F' �F' [N � �$ &� ��& +� @ g �� ` �F' T� � ��& ]� � �F' 8 � [� B � �F' < [N � �$ &� ��& +� @ �F' T� ` �P! %� � g �� � ��& ]� � �F' )� � G' ,� G' &� G' (� @ [� B ` +G' B � 7G' B � �� 8 � EG' 8 � PG' 8 � `G' � �! B mG' B �! B
! B %! B ~G' 8 �!! $� �! B �! B @ �G' B ` �G' B � �G' B � ! B � ! B � 4! B �G' B �G' B @ �G' B ` R! B � � � �G' �!! �� H' (� [� B @ *H' B ` ?H' B � QH' B � jH' 8 � tH' � �H' B �H' B �H' B �H' B �H' B I' B I' B 1I' B II' 0 �!! $� �P! %� �!! �� @ cI' B ` ?H' B � |I' B � �I' B � QH' B � H' (� �I' B ��& '� @ � ` �I' �I' �I' J' � J' B ?J' B aJ' B �J' B �J' �P! %� �J' B P�
� @ � ` �J' � �J' B �J' B K' B e\ B �� B n B @ K' B K' B ,K' B @ 9K' � � >K' �P! %� �Q! B \K' B @ � ` � � kK' � �K' B �K' B �K'
� �K' B �K' B �K' B �K' B �K' B �K' B
L' B L' B &L' B h! B 2L' AL' B aL' B |L' B @ �L' � �K' B �K' B �K' B �K' B
L' B L' B &L' B h! B �L' � �L' B �L' B �L' B �L' B M' B M' 0M' 8 DM' B WM' B @ sM' B ` �M' 8 �M' B �M' B �M' B @ H' (� ` �!! �� � �!! $� � ��& ]� � �M' � � �! ^� ` � � �M' B � �M' , N' B N' B .N' B @ GN' B ` -J! B � ?H' B � |I' B � PN' B � gN' B |N' B �N' 8 @ �N' ( �N' #� �N' '� @ �N' )� � �N' ,� � �N' .�
�
8 � !� O' � /� �% I� @ 6 %� � O' 8 �
!� �
8 � %� V� &� � � $�
B � %� &� (�
8 +� o "� *�
8 � -� � +O' 9O' A HO' A YO' A @ hO' wO' �O'
1� �O'
( �O' �O' �O' @ �O' ` �O' � �O' � �O' � �O' � P' P'
3� /P' :P' B MP' B `P' B @ sP' B ` �P' 8 �
5� �P' :P' B MP' B �P' B @
7� �P' �P' �P' �P' � Q' Q' )Q' <Q' IQ' `Q' nQ' Q' �Q' �Q' �Q' �Q' �Q' R' &R' 7R' CR' RR' ]R' � mR' � {R' � �R' � 0 �R' � @ �R' � P �R' � ` �R' � p �R' ;� � �R' � �R' � �R' 8 � �) 8 � S' � e( 8 �
=� S' h S' B *S' B 6S' B @ ! B ` P! B � D! B � CS' B � SS' B � cS' B rS' B S' B @ �S' B ` �S' B � �S' B � �S' B � �! B � �S' B �S' B �S' B @ �S' B `
T' B � &T' B � =T' B � VT' B � oT' B �T' B �T' � C� � |� @ �% I� � 2� � �T' U � �T' F� �T' H� @ �T' J� � U' L� � U' L� 5U' N� @ AU' N� � NU' P� � gU' P� |U' N� @ �U' N� � �U' S� � �U' U� �U' W� @ �U' Y� � �U' F� � �U' L�
V' [� @ V' ]� � #V' N� � .V' _� GV' _� @ WV' a� � bV' P� � nV' N� �V' d� @ �� P� � V P� � �V' P� �V' P� @ �V' P� � �V' P� � �V' f�
W' i� @ W' P� � 5W' P� � PW' k� hW' n� @ pW' p� � �W' r� � �W' J�
�W' t� @
�W' v� �
�W' x� �
�W' ]� �W' {� @
X' N� � X' ]� � :X' P� BX' N� @ PX' N� � kX' P� � �X' L�
�X' }� @
�X' � �
�X' �� �
�X' �� �X' P� @ �X' P� � �X' �� � Y' �� Y' �� @ )Y' r� � 8Y' �� � GY' �� WY' �� @ pY' ]� � �Y' �� � �Y' �� �Y' �� @ �Y' J� � �Y' L� � �Y' �� �Y' �� @ Z' �� � $Z' P� � -Z' P� QZ' �� @ aZ' P� � �Z' N� � �Z' N� �Z' N� @ �Z' ]� � �Z' �� � [' ��
A� B�
8 E� � @� D�
E� � �� 8 G�
E� B B I�
E� B K�
8 E� M�
E� O�
E� R� 0� Q�
B E� T�
E� � � � � V�
8 E� � � X�
E� 9� Z�
E� 8 \�
E� �� ^�
E� �� �� `�
E� c� 2� b�
E� e�
E� h� � g�
E� 8 � j�
E� m� 6� l�
E� o�
E� � q�
E� � ]� s�
8 E� u�
E� w�
E� � z� :� y�
E� � � � |�
8 � ~�
8 E� �� >� ��
8 E� � � � ��
8 E� x� ��
E� � 8 ��
E� � B B ��
E� � ��
E� � ��
E� � ��
E� �� 4� ��
E� B ��
E� <� ��
E� E� B B ��
8 E� ��
8 E� B ��
E� �� 8� ��
8 E� 8 ��
E� �� ?� �� [' �5 *� 4 (� '[' )� @ I� (� ` �% I� � ��& +� �
��
� 2[' B B[' B R[' B b[' B �K' B �K' B r[' B �[' B �[' B &L' B b �� � B �[' �� �[' ]� �[' @ �[' 8 ` \' 8 h \' 8 p '\' H � �� 4\' A @ �% I� � 6 (� � 4 (� � G\' B V\' &� � �� @ ��& +� � '[' )� � g\' 8 v\' � �\' �� �\' �� @ A0 �� � � �� � �\' �� �\' �� @ �\' �� � �\' � � �\' �� ]' � @ ]' � � 3]' � � V]' � x]' � @ �]' � � ��! �� � ��! �� �]' � @ �]' � � �� � � �]' � �]' � @ �]' � � �]' � � ^' � ^' � @ "^' � � 2^' � � E^' �
�� �� Y^' h^' B t^' B �^' B @ �^' B ` �^' �^' �^' �^'
�� �� �� �� ��
8 �� �� �� ��
�� ��
�� �� ��
�� %� ]� �� B ��
�� �� %� X� ��
�� %� B ��
�� �� � \� �
�� � � _' 0_' � ?_' :^ @ N_' B � o' � �
� �
�� � �� �
�� 8 �
�� �
�� &� 8 �
8 �� �
�� �
� �� �
�� � W� �
�� �� �
�� �� B �
�� �� �
�� � b_' �1 8 v_' �� �}& &� ` q� [� � |_' �_' �_' �_' L �_' B �� B W>" B @ � 5^ ` �_' 5^ � �_' 5^ ` �_' 5^ � �_' � � �% I� @ 2� � V\' &� � ��& +� � '[' )� � `'
P -`' � =`' � @ N`' � � Z`' �� � g`' �� }`' �� @ �`' �� � �]' �� � �\' � �`' � @
� �
� �� +� )� � �
� �� �
� T� �
� �
� �� � ��
� � ��
� B B� ��
8 � ��
� � � ��
� �� � �`' Z
! x� V 8 @ �`' 8 H �`' Z
! x�
a' � @ V 8 �
a' $ � a' � q� [� @ "a' �� � ,a' �� 0 7a' �� @? O' � �? �M' � @ @a' �� `A t' �A La' �A [a' � B da' � @B pa' � �B ~a' � �B �a' �� C �a' �� �I �a' �� L �a' x� O �a' �� S �a' �� @Y �a' �� @[ �a' p �a' 8 p �a' @p b' %� `p $b' $� �z 0b' �� `| <b' � } Ab' � @} P�
�� �} Ib' �� �} Vb' � �} kb' 8 �} ~b' �} �b' �� ~ �b' @~
� � �b'
a' � �& 8 @ �b' Z
! �
a' � @ �b' 8 � �� �b' Z
! x�
a' � @ c' Z
! x�
a' � @ a' � � .c' : �� � �� � x� � �& 8 @ �2'
� ` T/' �� ]/' �� � f/' �� d�& �� � 5" �� � =c' �� �
Ac' � @ Rc' h� @ cc'
� �
rc' �� � �c' B� � ��& B� � ��& �� �c' �� @ �' � � t�& � �c' h� @H �c' h� �I �c' �� @K �x �� �K � �� �K �c' T� �K �c' 8 �K �c' 8 �K %9' 8 �K F9' 8 �K d' L #;! 8 L �& 8 (L p/' 8 0L d' @L P�
�� `L d' 8 �L 1d' 8 �L + �� �L �% I� �T Ed' 8 �T �& 8 �T #�$ D� �T {N � U Vb' � U Wd' 8 PU K/' � `U od' �� �U �d' 8 �U �d' � �U �d' 8 [ �d' y� [ �d' �� @[ �d' 8 \ �d' \ �.' @\ 1' 0� `\ �2' �\
� � e'
a' � e'
a' � ;e' �% I� C. � @ Qe' � � [e' K @ ge' s� re' m� �e' p� �e' r� �e' v� �e' �� �%" �� �e' �� �e' �� �e' �� f' �� f' � f' � 1f' � <f' � Jf' � [f' � mf' �� �f' � �f' � �f' � �f' y� �f' z� �f' {� �f' �� �f' �� �f' �� P~& >� �f' "� g' %� g' '� "g' )� 8g' +� Ig' -� Yg' /� cg' 6� tg' 3� �g' 5� �g' 8� �g' � �g' � �g' :� Vb' <� �g' @� �g' D� �g' F� h' H� h' K� h' �� /h' �� 4� �� Ah' �� Uh' �� jh' S� w�& W� sh' � }h' b� �h' �� �h' �� �h' �� �h' � �h' � �h' � i' � $i' � Mi' � di' � �i' � �i' � �i' � �i' d� �i' �� �i' �� �i' �� j' ]� � j'
a' � "j'
a' � @j' Z
! x�
a' � @ q� �� � `j' Z
! x�
a' � @ �:' � }j' �� �� �:' @ <� 8 ` �j' �� �� 6;' @ �' � � �j' w� � �j' �� �� 6;' @ �' � ` �j' w� � �j' � ! ~� g � @ ~b' � �� �j' Z
! � k' � @ � k' Z
! x� Ek' 8 @ V 8 H Qk' �b' � �`' � �`' � �b' � �b'
� c'
� e' � e' � ;e' � j' � "j' � @j' � `j' � }j' � �j' � �j' � �j' � �j' � k' !� gk' {k' �k' �k' �k' �k' �k' l' 3l' Ol' cl' ql'
�l' �l' �l'
�l' �l' m' m' :m' ^m' ( �7 "� � #� mm' p � �m' '� �m' )� @ �m' )� � �m' +� � X& '� �m' '� @ �m' /� � �m' 1� � T<! 3� n' 5� @ n' 7� � /n' /� � In' /� bn' /� @ �n' 9� � �n' ?� � �n' D� �n' )� @ �n' F� � �n' H� � �n' J� o' L� @ $o' 5� � 6o' J� � Qo' N� �;' 5� @ �U' Q� � fo' S� � �o' U� �o' W� @ �o' Y� � �o' [� � �o' ]� hW' _� @ �W' d� � p' H� � #p' H� 2p' H� @ ?p' f� � Np' /� � `p' h�
qp' /� @
�p' N� �
�p' j� �
�p' H� �p' H� @ �p' H� � �p' l� � �p' H� q' H� @ $q' H� � ?q' H� � Sq' n�
fq' ]� @
}q' r� �
�q' v� �
�q' z� �q' z� @ �q' |� � �q' ~� � �q' �� �q' �� @ �q' �� �
r' �� � %r' H� 9r' H� @ Nr' �� � [r' �� � hr' �� xr' �� @ �r' |� � �r' �� � �r' H� �r' H� @ �r' �� � �r' �� � �r' �� s' �� @ (s' �� � 8s' �� � Ws' �� ns' /� @ �s' /� � �s' /� � �s' �� �s' �� @ �s' �� � �s' '� � t' �� t' �� @ ,t' �� � :t' �� � Vt' 3� qt' H� @ �t' �� � �t' �� � �t' �� �t' �� @ �t' �� � �t' �� � u' �� 6u' J� @ Pu' J� � du' �� � QZ' �� �u' /� @ �u' � � �u' � � �u' � �u' � @ �u' � � v' ]� �
x� &�
R� 8 (�
R� *�
x� m� }�! �� �� v' �� � (v' �� � 8v' �� @ ��& Gv' Sv' hv' |v' � @ �v' � @� �v' � `� ��& � �� �v' �� �� ^m' �� �} �v' �� �v' �� �� �v' � {N � �v' �� ��$ � @
-� ,�
� x� m� 0�
x� m� � 2�
x� � 8 4�
x� �� m� 6�
� � 8�
;� =�
>� �v' �v' �- w' �- @ w' � 1w' �� � 9w' 8 � Kw' 8 � :�
x� A� � B� \w' 4 � jw' n� nw' o� � tw' p� yw' r� � �w' s� �w' t� � �w' u� 1�& v� �
�w' w� �
�� �� �
�w' x� �w' y� @ �w' {� � �w' }� @ �w' 8 � <b' � Ab' �� @ �w' l� � �w' �� � �w' @ �w' `
x' � x' �� � )x' � <x' � Lx' � <�& �� dx' zx' �� @ �x' �� @ �x' �� � �x' m� @ �x' � �x' � �x' � �x' � �x' �� @ �x' y' �� @ y' " y' k� " ,y' �� @" 1y' 3� �" �� �� �" 9y' �� # �r" >� @# n�& �� �# �� �� �# =y' �� $ � �� �% Ky' �� �% Sy' �� &
B� @�
� � 8 E�
� G�
x� m� 8 I�
� � 8 K�
� 8 M�
P� R� � O�
� R�
x� � � � T�
x� P� V�
x� m� P� X�
x� P� Z�
x� � \�
P� j� ^�
P� a� c� ^y' g �� vy'
b� `�
� � e�
8 x� m� g�
� :^ i�
8 � k�
x� � � m�
;� x� p� q� �y' p �y' �� �y' �� �1 8 �y' 8 �y' @ o�
;� x� t� u� �y' �! �y' @ z' � )z' B � Hz' � s�
x� x� m� y� Yz' p �Q! 8 kz' yz' g� @ n�& � � B�& � @
�z' � �z' @ w�
x� {�
� x� �� B B }�
x� �� �� �� �
� m� ��
x� m� �� ��
� x� ��
x� �� � ��
x� / ��
8 � �� � ��
R� �� �� %� �� �� �z' �z' �� zx' � @
�� ��
R� �� �� %� ]� B ��
R� �� %� B ��
R� �� �� ��
x� � ��
8 x� 8 ��
8 x� �� �� � ��
x� m� 8 8 � 8 ��
�� "� ��
� ��
8 x� m� [� ��
� � � � ]� �� ��
x� E� ��
x� � ��
x� m� �� �� �z' = �z' �� �z' �P � ��
x� �� ��
x� �� 8 ��
8 x� �� �� .� ��
� � ��
P� B B ��
�� 8 <� ��
� �
m� m� � � �
x� � m� � �z' " {' � {' � @ '{' � � 3{' � � @{' � M{' � @ \{' � � u{' � � �{' � �{' � @ �{' � � �{' � � �{' � �{' � @ |' � � |' � � 5U' �� �%" �� @ �%" �� � �%" �� � 2|' � Q|' � @ e|' �� � �e' � � �|'
� �|'
� @ �|' � � �|' � � �|' � �|' � @ �|' � � }' � � %}' � 7}' � @
�
|� �
(� |� �
� |� (� B � (� �
� |� (� � 6� �
� |� (� � 7� �
� |� (� B � 8� �
� |� � B � D� �
B |� � �
� |� � <� �
� |� B � � �
� |� (� � � �
8 |� �
|� 8 �
8 |� 4� �
� |� � � �
� |� � � �
� |� $� 8 ��
� |� ��
� ��
� |� �� � ��
� |� �� � ��
� |� � 8 � �
� |� � � �
� |� $� � �
� |� �
� |� � 1� �
� |� W �
� |� �
� |� �
� |� � � �
� |� (� � � �
� |� A �
� |� (� � � � T}' c}' B r}' B
� � � P� �}' �}' �}' �}' �}' �}' ~' g �� �& $~' 2� B @~' B R~' B @ e~' 0 v~' ,� �~' /� @ �~' ,� � �~' 1� � �~' /� �~' 3� @
'�
*� +� +j X �% I� �~' B @ �x
8 ` � 6� � �r 5� � �~' %� ' B @ !' B ` 7' B � H' B � �� B � R' B � j' B E B |' B @ �' B ` �' $� � )�
*� .� &� -�
*� B 0�
8 *� � 2� � �' B �' B �' B �' B �' B �' B �' B � B b 4� (� �' "�' 0�' J�' W�' M� d�' �& @ p�' ` �r" 0 �% I� � <� @ �' 7� � W�' 8� � ~�' ��' B @ ��' 8 ` ��'
h ��' ?� ƀ' A� @ Ѐ' C� � ߀' F� � �' I� ��' K� @ �' M� � �' ?� � /�' ?� 8�' ?� @ C�' O� � Q�' Q� � _�' S�
:� ;�
8 >� 9� =�
8 >� @�
>� 8 8 B�
8 >� R� E� � D�
>� H� y� G�
>� J�
>� o L�
8 >� A N�
8 >� � � � P�
8 >� � R� q�' ��' ��' ��' ��' ��' ��' ��' Ł' ́' ԁ' ܁'
�' ��' �' �' �' !�' +�' 4�' >�' G�' Q�' \�' d�'
r�' ��' ��' ��' " ��' ��' ��' ' ܂' �' ��' �' �' �' +�'
8�' F�' T�'
`�' l�' z�' ��' ��' ��' ��' ă' ҃' �' �' ��'
�' �' +�' :�' H�' V�' d�' |�' ! ��' ��' ʄ' �' �' 2�' ]�' ��' ��' օ' �' �' �' >�' K�' a�' ��' ��' ʆ' �' �' �' 2�' O�' f�' ��' ��' ��' ȇ' �' �'
�' 3�' R�'
c�' {�' ��' ��' ш' �' �' !�' 8�' R�' l�' ��' ��' ʼn' މ' ��' �' :�' W�' h�' r�' ��' ϊ' �' ��' �' /�' F�' [�' p�' ��' ��' ��' Ӌ' �' �' �' 5�' P�' o�' ��' ��' ƌ' ތ' ��' �' 1�' ?�' N�' ^�' n�' }�' ��' ��' ��' ҍ' �' �' @�' g�' ��' ��' ώ' �' �' �' $�' 4�' D�' V�' j�' |�' ��' ��' Ə' �' ��' +�' U�' z�' ��' ��' ��' Ր' �' ��' �' #�' :�'
I�' `�' {�' ��' ��' ё' �' �' ,�' I�' f�'
��' ��' ��' p \! �R! � @ �R! � � �R! � � ے' � �' � @ S! � � S! � � S! � ��' � @ *S! � � 5S! � � �' � �' (� @ /�' l� C�' A 8 X! �� �W! � _S! � @� oS! � �� `�' � �� s�' � � �S! � @� �S! � �� �S! � �� �S! � � ��' � @� ��' � �� ��' � �� ѓ' � � �' � @� �' � �� 6�' � �� [�' � � ��' g� @� ��' 8 `� T! � �� T! � �� @T! � � nT! � @� �T! � �� Ք' � �� �T! � � �T! � @� U! �� %U! � �� 8U! � � OU! � @� jU! � �� �U! � �� �U! � � �U! � @� �U! � �� V! � �� V! � OV! � �V! @� �V! `� �V! �� W! �� �� �� s� � *W! � �' � �' @� >W! � �� (�' � �� [W! � � �W! @� �W! `� �W! � �� �W! � �� �W! � @�' � @� K�' 8 �� h�' � �� ��' � � ѕ' 8 @� ��' 8 H� �' [� `� W�' � �� f�' n� s�' d � ��' 8 ��' 8 ��' 8 ��' 8 Ė' 8 ږ' @ ��' ` �' � 3�' � H�' � e�' � m�' y�' ��' @ ��' ` ×' � �' � �' � '�' � @�' X�' p�' @ ��' ` ��' � Ę' � Ϙ' � �' � ��' �' 2�' @ H�' ` ^�' � ��' � ��' � Ι' � ��' �' 4�' � @ M�' � � f�' � � �' � ��' @ ��' ` ܚ' � �' � �' � 3�' � \�' r�' ~�' @ ��' ` ��' � ��' � ��' � ؛' � �' �' +�' � @ :�' � � I�' � T�' � _�' m�' {�' @ ��' ` ��' � ��' 8 � М' 8 � �' � �' � �' � 9�' � @ V�' � � g�' � x�' � ��'
��' � @
��' �
̝' �
�' �
�' �
�' 3�' I�' @ W�' ` {�' � ��' � ��' � ؞' � �'
�' "�' @ 5�' ` u�' � ��' � ��' � ��' � ֟'
�' � @
��' � �
�' p� 5�' = \�' j�' � @ ��' � � =c' � ��' � ��' ��' 5� ( ̠' 8 0 ߠ' 8 8 �' 8 @ �' 8 H �' ` �' 8 � ,�' � @�' � L�' � \�' n�' v�' @ ��' ` ��' � ��' � ��' � ȡ' � ס' �' �' @ �' ` �' � $�' � 7�' � K�' � X�' e�' 8 y�' @ ��' ` ��' � ��' � آ' 8 � �' 8 � �' � �' ��& �& @ �' ` '�' � 0�' � ?�' � H�' � T�' ^�' v�' ��' @ ��' ` £' � ͣ' � �P' � ף' �� � D! � P! � �' r� ��' � F>" �' � @ (�' � 6�' � A�' � K�' � Y�' �O �� @ e�' ` p�' � �� �� � ޞ �� � {� O>" ��' @ ��' 8 ` ��' t� ��'
H ߤ' � �' � @ ��' � � �' � � �' � �' � @ �' � � '�' � � 3�' <�' G�' v� V�' n�' �" t�' @ |�' ` ��' x� ��' � ť' ҥ' �' @ �' ` �' � �' � �' � *�' � �� �� 5�' @ B�' ` M�' � U�' � ]�' � l�' � {�' ��' ��' @ �" ` ��' � � ��' � � ! � Ԧ' � �' ��' �' @ �' ` �' 8 � p�' � ,�' 8 � 8�' {�
y� O�' � o� � w� o�' s� ��' u� @ ��' }� ��' 0 B� 5S! � @ ɧ' � � S! � � �R! � �R! � @ ԧ' ��
~� �' � #� y� �' q� � �' |� @ !�' �� @�' h�' y�' ��' @ ��' ` ��' � ��' � ��' �� ݨ' �' �' #�' @ 4�' ` I�' � Z�' � k�' �� ��' 0 ��' ��' ̩' @ ݩ' ` ��' �
�' � $�' � 4�' � J�' a�' u�' @ ��' ` ��' �� ��' ` ֪' �� ۪' �� � �' �� ��' 0 ֪' �� ۪' �� � !�' �� ;�' 0 ֪' �� ۪' �� � ^�' � |�' ��' ��' F� �� ��' �� � ��' �� ��' �� ��' 4 � ' �' ��' @ �' ` &�' � 8�' � N�' � a�' � p�' ��' ��' @ ��' ` ��' � Ӭ' � �' � ��' � �' *�' H�' @ g�' ` ��' � ��' � ��' � ۭ' � ��' �' (�' @ C�' ` ^�' � w�' � ��' � ��' � Ȯ' �' �' @ !�' ` <�' � R�' � h�' � }�' � ��' ��' ��' @ Я' ` �' � �' � "�' � =�' � V�' o�' ��' @ ��' ` ��' �� ��' P ܰ' �' ��' @ �' ` �' � 7�' � Q�' � n�' � ��' ��' DZ' @ �' ` �' � �' � -�' � B�' � W�' j�' }�' @ ��' ` ��' �� ��' ] �' �' @ �' ` �' � %�' � ��' � 5�' � K�' �� ^�' \ z�' �� ��' �� ��' ��' ��' @ dz' ` ڳ' � �' � �' � �' @ 6�' � C�' � @ O�' � � Z�' � � e�' � q�' � @ ��' � � ��' � X ��' � ��' � @ δ' � � �' � � ��' � �' � @ :�' � � O�' � � m�' � ��' � @ ��' � � ��' �� - � Ƶ' � ͵' � @ յ' � � �' � � �' ��' 8 �' b� @ �' ` *�' � ?�' � S�' � h�' � |�' ��' ��' @ ��' ` ��' � ö' � Ӷ' � �' � �' �' ��' 8 @ �' ^� ` �' V� � �' X� � +�' � 9�' � G�' 8 g�' � @ n�' � � {�' � ��' � ��' ��' ��' @ ��' ` ��' 8 � ʷ' � ٷ' � �' � ��' �' 8 �' @ -�' ` :�' �� X B�' � P�' � @ ]�' � � n�' � � ��' � ��' � @ ��' � � ��' � � ø' � ٸ' � @ �' � � ��' �� j� ( �' *�' � D�' � @ ^�' � � y�' � ��'
@ ��' ��' ��' @ ǹ' ` չ' � �' � �' � �' � �' !�' *�' @ 3�' � � =�' � � G�' _�' u�' ��' � ۺ' �' �� �' �' �� &�' � :�' 8 @ H�' 8 H W�' �� ` r�' �� �
��' A �A ��' B ��' B ��' � @B һ' �� �B ٻ' �� I �' �� �K ��' �� �M �' Y� @N !�' f� `N :�' 8 �N � T� �� � � U�' ) p ۺ' �� �' �� ��' �� ��' �� N ��' �� @O ��' �� �P ��' @S ʼ' `S �' �� �S ��' �� �U �' � �W &�' A �W $�' �� @X һ' �� @Y 3�' 4 �_ A�' @` X�' `` s�' �` ��' �` ��' �` ½' �` ҽ' a ݽ' a �' @a ��' `a �' 8 �a E�' 8 �a `�' 8 �a z�' 8 �a ��' 8 �a ��' 8 �a ��' 8 �a ۾' 8 �a ��' ^� �a �' ^� �a �' � b 0�' � @b M�' � �b v�' � �b ��' � c :�' �6 @c � � ^� ��' H ��' �� U�' �� �N ��' � H) � m� �J k� �
��' �� ��' 8 �� ƿ' � �� ӿ' � � �' � @� ��' � �� �' � �� +�' � � A�' � @� N�' � �� x�' � �� ��' � � �' 8 @� �' � �� �' �� ��' � �' � � 4�' � @� B�' � �� f�' � �� {�' � � ��' � @� ��' � �� ��' �� �' � � �' � @� �' � �� ��' g� �� !�' �� � 9�' � � U�' � @� s�' � �� ��' � �� ��' � ��' 8 � ��' 8 (� ��' 8 0� �' 8 8� #�' [� @� Q�' � �� k�' � �� v�' � � ~�' � @� ��' 8 �� ��' Z� �� ��' 8 �� ��' � ��' � ��' � ��' @� �' �� �� E�' �� �S h�' �� �U ��' � �W ��' � �W ��' � X ��' � @X ��' � �X ��' � �X ��' � Y ��' � @Y ��' � �Y �' � �Y 9�' � Z B�' � @Z ٸ' � �Z �' � �Z ��' � [ Q�' @[ j�' � �[ ��' � �[ ��' � \ ]�' � @\ *�' � �\ s�' � �\ ��' � ] �' � @] O�' � �] ��' � �] ��' � ^ ��' � @^ ��' � �^ ��' � �^ ��' � _ �' � @_ &�' � �_ A�' � �_ b�' � ` ��' � @` ��' � �` ��' �` n�' � a ��' � @a �' 8 �a (�' � �a @�' b U�' ~ b j�' � @c ~�' �c ��' �c ��' �c ��' � d ��' 8 @d ��' 8 Hd ��' `d ��' �d �' �d .�' �d K�' �d i�' e w�' e ��' @e ��' 8 `e ��' �e ��' �e ��' �e ��' �e ��' f �' f ?�' ]� @f V�' � �f o�' � �f ��' g ��' g ��' � @g ��' �g ��' 8 �g ��' � �g
�' � h �' � @h ,�' � �h A�' � �h U�' � i i�' � @i }�' � �i ��' � �i ��' � j ��' � @j ��' � �j G�' 8 �j ��' �j �' k $�' k ;�' @k O�' `k n�' �k ��' � �k ��' l ��' l ��' � @l ��' � �l ��' � �l ��' � m ��' � @m ��' �m �' �m "�' �m ��' � �m 9�' ~ n E�' �� @o O�' ~ @q f�' 8 @r ~�' 8 Hr ��' � Pr ��' ~ �r �' ~ �s �' �� �t ��' � �u ��' � �u ��' �� v ��' �� w �' x �' ~ @x '�' ~ @y �' ~ @z 5�' ~ @{ ��' ~ @| ��' ~ @} ��' ~ @~ E�' �� @ g�' �� @� n�' ~ @� �" ~ @� L�' ~ @� X�' ~ @� �' ~ @� d�' ~ @� k�' ~ @� v�' ~ @� ��' � @� յ' �� @� ��' �� @� ��' � @� ��' � �� ��' ~ �� ��' ~ �� ��' �� �� �' �� �� ��' � �� ��' ~ � ��' �� � ��' �� � �' �� � (�' �� � =�' ~ � P�' ~ � c�' ~ � x�' ~ � ��' �� � ��' �� � �' ~ � ��' ~ � !$" � � �' �� @� ��' ~ @� ��' � @� ��' � �� �' ~ �� &�' �� �� .�' � �� H�' �� �� Z�' �� �� d�' � �� o�' ~ � ��' �� � ��' �� � ��' � � ��' ~ @� ��' 8 @� Ӷ' ~ `� ��' `� ��' `� ��' � `� ��' � �� ��' ~ � ��' 8 � 4�' 8 � I�' ~ � X�' ~ � �' ~ � -�' ~ � g�' ~ � u�' � � ��' � @� ��' �� ��' �� ��' �� �' � � 4�' �� @� A�' �� @� V�' @� f�' `� v�' 8 �� ��' � �� ��' 8 � ��' � � ��' � �� ��' � �� ��' � � ��' � @� :�' � �� O�' � �� δ' � � ��' � @� ��' � �� ��' � �� �' � � 6�' � @� _�' � �� {�' �� ��' � � ��' � @� ��' �� �� ��' 8 @� �' `� -�' �� E�' �� \�' 8 �� �' � � ��' �� @� ��' � @� ��' � �� ��' � �� ��' ~ � �' �� � �' �� � $�' � :�' � @� @�' �� �� L�' �� \�' ~ �� g�' 8 �� ��' � �� ��' � � ��' @� ��' 8 `� ��' 8 h� ��' �� �� �' �� �� �' �� �� %�' �� �� 4�' �� �� C�' �� �� R�' �� �� \�' �� �� f�' �� �� x�' �� �� ��' �� ��' �� �� ��' 8 � ��' 8 � ��' � �' 8 @ �' 8 H 5�' 8 P J�' 8 X e�' �� ` v�' � ��' � � ��' �
��' �� @
��' 8 @ ��' 8 H ��' 8 P �' 8 X �' 8 ` =�' 8 h K�' 8 p X�' �� � i�' 8 �# t�' 8 �# ��' 8 �# ��' 8 �# ��' 8 �# ��' 8 �# �' 8 �# �' 8 �# :�' 8 �# O�' 8 �# f�' 8 �# ��' 8 �# ��' 8 �# �' 8 �# ?�' �� $ P�' �� % h�' �� ' ��' �� ) ��' �� + ��' �� - ��' �� / ��' �� 1 �' �� 3 %�' �� G @�' � [ a�' � @[ ��' �� �[ ��' �� �� ��' ~ �# ��' ~ �$ ��' ~ �% ��' ~ �& ��' 8 �' �' 8 �' G�' 8 �' \�' �� �' y�' 8 �( ��' �( ��' ) ��' �� ) ��' �� Q ��' � @y ��' � �y �' � �y 6�' � z L�' � @z b�' � �z x�' � �z ��' � { ��' @{ ��' `{ ��' � �{ ��' � �{ ��' | ��' �� @| ��' �� @~ �' �� @� �' �� @� !�' � @� 5�' � �� K�' � �� d�' � � }�' � @� ��' � �� ��' � �� ��' � � �' � @� )�' � �� L�' � �� A�' � � a�' � @� m�' � �� ��' � �� ��' � ��' � @� v� � �� ��' �� ��' � � ��' � @� ��' � �� ��' � �� �' � � �' � @� 2�' �� �� K�' � �� g�' � �� ��' � ��' � ��' @� ��' `� P�' � �� ��' � �� ��' � � ��' � @� ��' � �� �' � �� 1�' � � ]�' � @� w�' � �� ��' �� �� ��' �� �� ��' � � ��' �� � ��' �� �@ �' �� �B �' ~ �� .�' ~ �� D�' �� �� O�' �� �4 Z�' �� �� z�' �� �t ��' �� � ��' �� �� ��' �� �� ��' �� �� ��' � �� �' � @� +�' � �� E�' �� @� U�' � @� l�' � �� ��' �� @� ��' �� @ ��' � @ ��' �� � ��' �� �) ��' �� + ��' �� @, �' �� �- 2�' �� �. ^�' � �8 i�' � @; ��' � �= ��' � @@ ��' �� �B ��' �� �V ��' �� �X �' �� �� �' �� ��
+�' �� �8 :�' �� �� I�' ~ �x S�' ~ �y ]�' �� �z f�' �� �| o�' �� �~ ��' �� �� ��' �� �� ��' �� �� ��' �� �� ��' �� �� ��' �� �� ��' � ��
�' �� �� �' � �� '�' � �
9�' � �^
J�' � ��
^�' ~ @�
r�' ~ @�
��' ~ @�
��' ~ @�
��' �� @�
��' �� @�
��' �� @�
��' �� @�
��' �� @�
��' �� @�
�' �� @�
�' �� @�
/�' �� @�
;�' �� @�
N�' �� @�
^�' �� @i r�' �� @k ��' �� @m ��' �� @o ��' �� @q ��' �� @s ��' �� @u ��' �� @w ��' �� @y ��' �� @{ (�' �� @} 6�' � @ U�' � �� d�' ~ �� Z�' ~ �� $�' ~ �� s�' ~ �� ��' ~ �� u�' ~ �� ��' ~ �� ��' ~ �� ��' ~ �� ��' ~ �� ��' ~ �� ��' ~ �� �' � �� 0�' �� � <�' �� � H�' �� � h�' �� � ��' �� � ��' �� � ��' � � ��' �� � �' �� � �' �� � 2�' �� � K�' �� � c�' �� � ~�' �� ��' �� ��' � ��' � @ ��' �� � ��' �� � �' �� � $�' �� � +�' �� � 2�' ~ � 9�' ~ � @�' � �! G�' � �! N�' �� " U�' �� $ \�' �� & �' �� ( d�' ~ , r�' ~ - ��' . ��' . ��' @. ��' `. ��' �. ��' �. ��' �. ۺ' 2 �. ��' 8 �6 ��' � �6 �' � @7 B�' � �7 i�' �� �7 ��' 8 �A ��' �� �A ��' �� C ��' �� @D ��' � @F ��' �� �F �' �� �H &�' �� �J C�' �T c�' �T ��' �T ��' �T ��' U ��' � @U N�' � �U ��' �U �' �� V *�' �� X 8�' �� Z F�' ~ \ S�' ~ ] `�' ~ ^ �' �� _ ��' �� a i�' � c ��' � @c ��' �� �c ��' �� �e ��' �� �g ��' �� �i �' �� �k 0�' �� �m =�' �� �o N�' �� �q _�' �� �s k�' �� �u ��' �� �w ��' �� �y ��' �� �{ ��' �� �} ��' �� � �' �� �� >�' �� �� i�' �� �� ��' �� �� ��' �� �� ��' �� �� ��' �� �� ��' �� �� �' �� �� !�' �� �� 6�' �� �� K�' �� �� b�' �� �� t�' ~ �� }�' ~ �� ��' �� �� ��' �� �� ��' ~ �� ��' ~ �� ��' ~ �� ��' �� �� S�' ~ �� |�' ~ �� ?�' ~ �� h�' ~ �� �' �� �� )�' �� �� >�' �� �� S�' �� �� d�' �� �� v�' �� �� ��' �� �� ��' ~ �� ��' ~ �� ��' �� �� ��' �� �� �' �� �� �' �� �� 0�' �� �� I�' �� �� a�' �� �� x�' �� �� ��' ~ �� ��' ~ �� ��' ~ �� ��' ~ �� ��' ~ �� ��' ~ �� ��' ~ �� �' ~ �� !�' �� �� =�' �� �� [�' �� �� z�' �� �� ��' �� �� ��' �� �� �' �� �� �' �� �� ��' �� �� �' �� �� +�' ~ �� F�' ~ �� d�' ~ �� �' ~ �� ��' � �� �' �� �' � � �' �� @� �' �� @� *�' �� @� ?�' �� @� +�' ~ @� 9�' ~ @� K�' @� Y�' `� g�' � �� ��' �� �� ��' �� �� ��' �� �� ��' �� ��' � � �' �� @� �' �� @� �' �� @ #�' �� @ >�' ~ @ W�' ~ @ n�' � @ }�' � � ��' � ��' � �' � @ �' � � �' ~ � ��' ~ � �' ~ � )�' �� �
H�' �� �� _�' �� �� ~�' � �� ��' �� @� ��' �� @ ��' �� @Y �' �� @[ �' �� @] �' � @_ �' �_ �' � �_ �' 8 ` )�' � @` U�' � �` ��' � �` ��' � a ��' � @a �' 8 �a �' 8 �a �' ~ �a *�' ~ �b �' �� �c n�' �� �e )�' � �g >�' 8 �h N�' 8 �h f�' ~ �h t�' ~ �i ��' ~ �j ��' ~ �k ��' ~ �l ��' ~ �m ��' � �n �' � @o �' � �o ��' � �o
�' � p �' @p =�' 8 `p V�' � �p s�' � �p ��' �� q ��' �� s ��' �� u ��' 8 ��' 8 �' !�' � @ 1�' � @� C�' @� j�' � `� ��' � � ��' ~ � ��' ~ � �' � � �' � � ��' � `� �' � `� ;�' �� �� F�' �� �� ]�' �� �3 s�' �� �� ��' �� �� ��' �� �� ��' �� �� �' �� �; �' �� �� �' �� �{ �' �� �� 4�' � � K�' �� a�' �� n w�' �� � ��' �� ��' �� ^ ��' �� r �' �� � �' �� � ( �� � ( ~ � , ( ~ � A ( � P ( � _ ( @� n ( `� } ( �� � ( �� � ( �� � ( � � ( � � ( � � ( @� � ( `� � ( �� ( � �� ( � � ( _� @� %( 8 `� >( 8 h� M( 8 p� s( � �� �( � �� �( � � :( � @� p( � �� ��' � �� ø' � � m�' � @� ��' � �� �( � �� �( � � �( �� @� ( �� @� )( �� @� >( �� @� Q( �� @� f( �� @� ~( �� @� �( �� @� �( � @� �( �� �� �( � �� �( ~ � ( ~ � ( � 2( a� � I( @� l( `� �( �� �( �� �( �� �( �� �( 8 � ( 8 � ( 8 � 2( 8 � Q( � o( @� �( `� �( �� �� �( �� �� �( �� �� �( � �� $( � �� ;( � � _( @� o( `� ( �� �� �( �� �� �( �� �� �( ~ �? �( ~ �@ ( 8 �A "( � �A 2( ~ �A E( �B j( � C |( � M �( � �O �( � �P �( � S �( � @S ( 8 @T )( 8 HT I( 8 PT d( 8 XT ( ~ `T �( `U �( � �U �( 8 �V �( �� �V �( �� �~ �( � � �( ~ �
( � � ( � � 6 ( �� �� _ ( �� �� � ( � �� � ( � �� � ( �� � � ( �� @� � ( � ��
( ~ � /
( ~ � ��' ~ � ��' ~ � ��' ~ � ��' ~ � M
( ~ � j
( � � �
( � �� ��' �� � � � b� h� i� W� V� X� U� P ~� � ( � P 8 ( 8 � \� ( e� @ h� @ i� @ � ^� @ 8 P 8 @ � @ Y� P `� f� P c� d� Z� _� �
( �
( �
( �
( �
( ( ( . ( @ ( R ( e ( x (
� ( 0 � ( � � ( � @ � ( � � � ( � � :
� #� � @
� � � � G G G G G � � ( N � n� �J l� �
� ( � �� � ( �� �� �g z� � � � @� ( � �� ( 8 @p �� �� � �
� � � �� z� �
� � � � ~� �
� � � �
� � �� # ( 6 ( L ( [ ( @ t ( ` � ( � � ( � � ( � � ( � Z
! x� � ( l� @ � ( � �
( h� � =
( � `
( � @ �
( � � �
( � � �
( � �
( � @ �
( � � ( � � ( � (( �� @ E( �� � ]( �� � o( �� �( � @
� � � �( �p
a' �� �( � � �( � `� �( �p �� �( � ( � � )( �� � :( R @ S( �� i( 0$ �( 4 �( �& � �( � �( � � �
8 � m� � � 8 �
8 m� �� � �� C� �
8 m� �� � � � �
� �
� � �
� � �� �
� � P� ��
� � P� �� �( ` �( d�& �( @ y�! `
( �� � ( �� t' 8 (( �� @ ;( 8 �
��
�� m� �� �� ��
[� �� ��
[� 8 � F( � Z
! x� � ( l� @ \( � � r( � � �( � �(
� @ �(
� � �( � � �( � �( � @ ( � � ( � � $( � :( � @ R( � � t( �� � �( �
[� � m� [� �
� � m� � �
� � m� [� [� �
8 � [� � m� �
� � m� [� �
� m� �
�
� m� [� �
� � � � � �( � � �% I� @ 2� �
� �
� �� � �
� �� �� �
[� �� �� �
8 � m� �
� � �( �R! �( �( @ �R! ` �' � S! � 5S! � S! � �( ( "( 2( @ D( ` V( � h( � {( � �( � �( $� �( "� �W! � !� �( @ �( � �( � @ �( � � ( � � �S! � ( � @ /( � � `�' � � s�' � >W! � @ ��' � � M( � [( � s( #� ~( �( �( �( �( ( � 3( 8 G( 8 Z( w( @ �( ` �( � &� � � �( 8 �( )� &�
( � (( 7( 8 V( 8 ( n( 8 0 �( 8 8 �( 8 @ �( 8 H �( 8 P &� � � �( '� �( �
( %� ( - )( - :( +� @- S( (� �- W( 8 `. s( 8 h. ��' 8 p. �( 8 x. r�! p� �. v
��! � �% �� �( � @: �( �� Y �( �� �` �( �` �( �` �( a �( a ѓ' @a �( `a �U! �a �W! �a ( b ��' @b *( � �b �U! � �b �U! � c A( 8 @c K�' 8 Hc H( `c W( �c g( �c y( �c �( d �( �( B �P! �( ( &" 0 �( 8
� @ �( H �5 W� P �5 B ` �( &( �) { W� 3( \( [N b( j( r( B }( @ �( H � W� P �( \( [N b( j( �( �F' ( �( 0 � W� 8 �( \( [N �( �5 �5 �� ( \( [N �5 W� �5 �� -( Q( 2� [( /� h( 0� s( 1� b( �( �(
�( [N �( 4� j( �( B �( @ �( H �( P � X �5 B ` � �( �( �( ( 2( A( W( e( x( �4$ 6� $�# cg' P 7� ^M B �( �� @ �( �� � �( �� � �( B �( B @ �( � ` �( � p ģ& B ͣ& B �( � 9� �& �( f[ B n B V� B @ \� B ` � ( B ( B )( B 9( B N( B `( B z( �4$ <� $�# B � ( B �( B �( B �( B �( B �( B �( B ( B ( B 7 ( B `( B
] ( B | ( B � ( B
� B � ( �4$ >� $�# B � � ( B � ( B � ( B ( B ( B , ( B 9( B = ( B Q ( �4$ @� $�# B � T� <� a ( B� � � (
n�& � ( � W� � ( 0 � ( 8 ��& @ � ( �� H � ( ` � ( ��& � ��& � ��& � ( � 0 � ( B � B 8 ( b F� � B R (
d ( B p ( B ( B @ z B ` � ( � � �� � � ( B � � ( � � �5 � � � ( G� � � ( B � ( � ( I� ( B ( B @ t� B ` � � ( B ( B ( B 2 ( B C ( B N ( B [ ( B n ( B � ( B � ( b K� � B � ( � ( � ( � ( � ( ( * ( C ( � f ( B o ( B x ( B � ( B � ( B � ( B � ( B � ( B � ( B � ( B � ( B
!( B *!( B 3!( B
B!( B R!( B p!( B �!( B �!( B �!( B �!( B �!( B �!( B �!( B � B "( b N� � B � "( B ,"( B 8"( B [ ( B �f B @"( b P� � B � a"( B j"( B u"( B �"( B �"( B �f B �"( b R� � B � �"( U� B > � �"( T� �"( � V� �"( �
#( Q� #( B %#( B @ 4#( B ` E#( B � U#( B � f#( B � � Y� � B 7 v#( �
#( S� � [� B = �#( � { U� �#( 6 � j5 � � B �#( � H \� �#( X� �#( Z� $( W� $( � ]� � ^� @ _� � �z B �I$ B + B 3$( b a� � B L$( $ _$( {$( �$( �$( �$( �$( %( (%(
E%( b%( ` v%( a �%( b �%( c �%( d �%( e &( f ;&( g c&( r �&( s �&( t �&( u '( v +'( w S'( y m'( { �'( | �'( } �'( ~
(( 3(( � ^(( � �(( � �(( � �(( � %)( � R)( � � �I$ B �z B o)( b d� � B � �I$ B �)( B � ! B
�)( B
�)( B �)( B �)( B �)( B �)( B V B �)( B � B �)( b f� � B *( *( e� ,*( g� ?*( M*( \*( �*( �*( �*( �*( �*(
+( 0+( @ >+( A M+( B [+( C w+( D �+( E �+( F �+( G �+( H �+( I �+( J ,( K &,( L H,( M W,( O j,( Q �,( R �,( S �,( U �,( V �,( X �,( Y -( � -( 8-( S-( � ' :=
c-( n-( �-( �< �-( �5 �-( g B �-( B �-( B @ �-( @ � k� �? n� l� �-( �-( B �-( B .( @ � k� g B �? q� @ o� ?.( @ � k� g B W.( /� @ d.( @ � k� w.( t� < �.( g B x� B �.( B @ �.( B ` �.( � k� �e' u� � �.( B �3" B �� B � B '�& B
� B �.( < �.( B /( B ,/( B @ K/( B ` q/( B � �/( w� � � 2� � �/( @ � k� �/( x� �/( & � k� �/( :� �/( :� ` �/( B � �/( B � M� � � 0( � � Z� � 0( 0( �5 �5 ( %0( � k� <0( 0( ( _! B K0( � ]0( � 0 m0( � @ 0( � P �0( � ` �0( � p �� � � �� � � �0( � �0( � �0( � �0( � 1( � 1( � 21( � K1( V1( i1( � ~1( � �1( 0 �1( 8 _! B �' � *�' � 0 ]�' � @ �� � P �� � ` �1( p { `� x �1( }� � �1( |� �1( ~� �1( ��& � �A � 2( < B2( � T2( k2( �2( �� �� �2( @ � k� �2( �� �2( �2( B �2( B �2( B @ �2( B `
3( � � 3( � � &3( � � 33( � � � B3( b �� � O3( �� �� � ! d3( �~ n3( �� x3( � k� �3( �� �3( D! B P! B \! B @ h! B ` �X' � �3( � �~ W� � �3( � k� �3( �� �3( �3( 4( '4( A4( W4( o4( �4( �4( � �4( �4( b �� � �4(
5( � $5( � 75( � F5( � 0 �� �� @ �4( H V5( P r5( X �5( ` �5( �� h �5( �5( � �4( �5( �~ W� �5( �4( � �4( � )6( 5( � $5( � 75( � F5( � 0 �4( � @ V5( � P �� �� ` r5( h �5( p ! x �5( �� �
" `� � R6( �5( � �4( � �5( �~ �� ( y6( w �� �6( �� �6( �� �6( w �� �6( �� �6( �� � 1( �6( �6( b �� � �6( < ' �� 7( B %7( B @ �� � ` �� � p �' � � *�' � � :7( � � E7( � � [7( � � o7( � � �7( � �7( � �7( � �7( � �� �� � ! d3( ҄ �7( �� �~ W� P 8( �� ` 8( 0 ' �� 7( B %7( B @ �� � ` �� � p �' � � *�' � � :7( � � E7( � � [7( � � o7( � � �7( � � �7( � � �7( � �7( � �� �� � ! ( d3( 0 ҄ 8 �7( �� @ �~ W� p � �) B @8( B Q8( B nj B g8( B {8( B �8( B � B �8( b �� � B �8( �8( B �8( B a� B @ � �� ` 9( B � 9( B � 0 $ �� 8( �� >9( < `� �� q� �� T9( �� ^9( @ � k� �� �� p9( � k� �9( < �9( �9( � �� : �9( @ � k� �9( �� �9( �� �~ �� ":( � k� � �� J:( V:( B b:( B m:( B @ x:( B ` �:( � k� .�$ �� �:( �:( 3� �:( � k� |' �� �:( j -� ;( � k� [� �� 2;( B� .� Y;( � k� ~;( �� �( B �;( < �( [N �( 4� j( �;( �� �( @ �( H �( P �;( X �5 ` �5 �� h �5 � � �;( < �:( 5� �;( �� �;( @ � k� |' �� !<( � 2� �$ � �� A<( � k� � �� \<( � {<( [N �( 4� j( �( B �( @ �( H �<( P �<( X � Y �5 B ` �<( � k� �<( �� �<( �� �A �<( �<( �� q3 �<(
=( q3 �<( �� � �A B )=( � k� G=( �� Z=( � k� 6\ �� y=( �=( q3 �<( �=( �=( � k� �=( �� �=( q3 >( �5 �5 >( � k� 6>( �� G>( � k� �) B g>( @ � k� � t� ~>( �>( �>( �>( �>( �>( ?( !?( A?( ^?( o?( �?( �?( �?( [N �6 � � B � @ �?( $ q3 �?( �?( �< gK � �5 � 0 ' � @ @( � `
@( ( � k� $@( � 0@( � k� �) B K@( �7 �6 �~ W� � Z@( h@( v@( �@( �@( �@( �@( �@( �@( q3 � �� ' j� A( 4 w.( � � A( � 4A( � FA( � [A( � jA( � � � b � � A( � U� # E� ��& ( ��& 0 � 8 �A( 4 �A( � �& � �A( < � � � � @ �A( @ � k� 6\ � �A( q3 �� �~ � B( � + �� @ B( � k� � � ;B( ]B( B pB( B �B( �B( �B( �B( �B( �&
C( C( )C( � AC( TC( rC( �C( �C( �C( �C( �C( D( $D( <D( PD(
cD( �D( �D(
�D( �D( �D( �D( ) R� =� ]�& � E( 0 �z' 8 �)( @ � ! H $E( P /E( X :E( ` ?' h ( p g�& x EE( � <�& � SE( � kE( � �E( � � M�& � 7�& � �#! B � � ( � �E( � �E( � ( � � ( �E( �E( �E( _�& � �E( � 0 T�& @ F( - � k� *F( � AF( ]�& � �E( ( ]F( � k� wF( � �F( �E( ( �F( �F( �F( � k� � � �F( j5 � �E( ( ( �~ W� 0 �F( � k� G( � #G( �E( ( �~ W� BG( � k� _G( � � uG( ؊ �G( �4$ � $�# B �G( 8 �G( � �& � � t' � �& � �E( � ( � ;� �G( < � k� �G( �
� H( B H( B H( B *H( B �A B 1H( B � B 8H( B ?H( B NH( B UH( b � � B � qH( B {H( B �H( b � � B � �" B �" B �H( b � � B � �H( B
� B
�H( b � � B �H( �H( � � �H( � @ �( � ` � I( B �' B H( B I( B �A B � B I( b � � B 9I( XI( � aI( zI( � �I( � � t' � { �� � � V� B \� B �I( b � � B � �I( B �I( B � B
�I( b �� � B �I( �I( B J( B �H( � @ � �� ` �& �� � J( XI( � 9J( TJ( �� ZJ( �� � _J( 0 J( ;� �& � � �) � t' � �E( � ( � �J( � � �J( �J( �� �J( 0 �* �� �J( �� �J( 4 � k� K( �� 'K( DK( � �E( ( TK( � ," W� 0 bK( � k� }K( �� �K( �E( ( �~ W� �K( B �K( � k� �K( � �K( L( L( /L( FL( bL(
� �L( R� ?� A� E( @ � ! H $E( P /E( X ?' ` ( h ^�& p w�& x �L( B � :E( � ( � �& � �E( � �L( � k� �L( � �L( �) ( �F( �F( M( � k� � � -M( ( �~ �� �K( B PM( ( uM( �~ W� �M( ( �� � �~ �M( ( �M( �~ W� �M( ( �� �~ W� t� B {� B @ N( � k� 2N( � LN( 0�& � �E( ( uN( � �~ W� 0 �N( � k� �N( � �N( � k� 2N( � �N( � ` O( � k� )O(
� EO( � k� � � jO( � k� � � �O( � k� �
� �O( ( �) �O( � �O( � k� � � P( ( 1P(
� ;P( � FP( � YP( � yP(
� � �)( �)( �)( �)( �P( b � �P( �P( � ! �)( �)( �~ �)( �P( �P( �P( Q( Q( +Q( ����BQ( � � XQ( � cQ( � @ V H �)( P �~ X lQ( � k� �Q( � �Q( �Q( 8 �Q( �Q( �~ �Q( �Q( �Q( �~ W� �Q( � �Q( � @ R( � ` "R( � ! ( =R( MR( ^R( �~ �� ( jR( � k� �R( !� �R( �R( �R( �R( S( �' B (S( B j5 @ =S( H ?' P �~ `� X �& #� ` *� B � 8� B � ' B � -' B � HS( $ � k� fS( $� }S( �> B j5 =S( ( �~ W� 0 �S( � k� �S( &� �S( �S( B j5 =S( ( �~ W� 0 �S( � k� T( (� 3T( 2( B j5 =S( ( �~ W� 0 RT( � k� oT( *� �T( :� u� � @ j5 P =S( X �~ W� ` �T( � k� �T( ,� �T( =S( � ! �) �~ `� �T( � k� U( .� U( ( �~ �� ,U( HU( � PU( � � XU( 0� jU( 1� }U( $ � k� � 2� �U( �U( �U( �U( � k� � :� �U( 4� ` u� � � ( � �~ � V( � k� � ! �� ( R� 0 �T( ,� 8 %V( AV( B ]V( =S( ( �~ W� 0 oV( � k� �V( 7� �V(
�V( D� �V( � k� �V( 9� W( Vb' E� $W( � k� IW( ;� cW(
� ^R( B |W( B �W( B @ �W( B ` �W( B � �W( � �W( � { �� � �W( B � � W� � �W( $ � k� � =� X( P! B D! B �3( B @ X( � k� �3( ?� )X( _! B TX( bX( ( hX( 0 �w' 8 zX( W� @ �X( 4 N ( �X( �X( � �2( C� A� �X( 8 � k� �2( B� Y( Y( ,Y( zN W� ^R( �N �� ( FY( � k� � E� `Y( �� �Y( �Y( �Y( �Y( � k� � G� �Y( �A �Y( �~ W� �Y( �� �A �[" Z( B �� I� 8 \! � X + B x �~ � Z( � k� � J� <Z( � � �6 SZ( � 6\ � ( �~ �� h dZ( Z( ��! z�! � �Z( � �Z( � 0 �Z( � � �^ �~ �Z( �Z( �Z( [( M� &L N� [( ' P� 0[( ֙ L� ܙ Q� G[( � k� � R� \[( t[( }[( � :�& O�& c�& h! �[( ֙ T� ܙ U� �[( �[( � k� � V� �[( � �[( \( J � � �6
\( � �[( B \( B � B �6 B .\( �A X� �� Y� N\( �< + ' J
e\(
�� U ��
B � Z� @ 0� \� ` 0 s\( @ � k� �� [� �\(
�\( � �\( � �\( � �\( � 0 �\( @ �� H �\( �\( � �\( � �\( � �\( � 0 �) 8 @ �\( �\( �� �\( a� _� �\( " � k� ]( ^� ]( `� p #]( �) =]( K]( W]( f]( � �p ( o]( � k� �]( c� � ^ � �]( ( �5 W �� B @ �]( B ` p( B � �% W � ��& W �]( �]( W�' 8� @ �]( �]( �]( �]( �]( ^( ^( 0^( K^( g^( p^( �^( �^( �^( �^( � �^( B �^( B �^( B �^( B �^( B �^( B �^( B �^( B @ �^( �, ' h� �c' B �^( j� @ �^( k� ` _( k� � &� B 0� B @
l� $_( � 3_( � 8_( � ?_( � �$ � H_( � L_( � [_( � d_( � u_( � z_( � �_( � �_( � �_( � �_( � �_( � �_( � �_( n� �_( n� �_( � �>' � �_( � �_( � �_( � �_( � �_( n� `(
`( o� �� p� 0 `( n�& 8 #`( 8 +`( 8 � ( 8 5`( >`( 8 ( T`( ``( 8 r`( ? � z`( B �`( B �`( B @ �`( B ` �`( B � �`( B � �`( B � �`( B � �`( B a( B a( B @ .a( ` >a( � Na( � ja( � �a( � ��& 8 �a( 8 %�$ 8 �a( 8 �a( 8 �a( 8 ( �a( 8 0 b( 8 8 b( 8 @ 8b( 8 H Fb( 8 P Ub( 8 X ab( B ` vb( g� � �b( � �b( � �b( � &� u� �� q� @ �b( r� � �b( 8 � �b( 8 � �b( 8 � c( 8 � c( 8 � 'c( B [ ( B v B @ L ( B ` Z( � � 3c( � �( � � �( � w( � � Rc( � � oc( 8 � |c( B
�c( 8
�c( B @
�c( `
�c( 8 h
�c( 8 p
d( 8 x
d( B �
-d( s� �
6d( �
Jd( �
l� � �$ +�$ gd( nd( xd( �d( 8 �d( 8 �d( 8 �d( 8 �d( v� �d( 8 ( e( �� e( �� !e( $ ��& �� �x �� @ 6e( ` Ce( �� � Oe( � x� � �@ ��
y� � \e( B je( B �e( B �e( B �e( B �e( B �e( B �e( �e( �e( ��& 8 @ f( {� ` ��
|� f( |� �� |� � �& }� X� ~� #f( $ � )� 8 6f( 8 Jf( 8 Xf( 8 ff( 8 uf( 8 �f( �f( �f( �f( �f( �f( �� �f( h� @
8 � �� �� z� �� �� � �f( 8 g( 8 g( b �� � *g( 0 P �N! 8 4g( 8 Mg( 8 Yg( 8 pg( 8 �g( 8 ( �g( 8 0 �g( 8 8 �g( 8 @ �g( 8 H g( �� P �g( 8 X
h( 8 ` h( 8 h V( 8 p )h( 8 x 9h( B � ��' 8 � Uh( � qh( �h( 8 �h( 8 �h( 8 �h( 8 �2' 8 ( �h( 8 0 �h( 8 8 i( 8 @ $i( 8 H <i( 8 P Ti( X hi( ` �i( 8 � �i( 8 � �i( 8 � �i( � �i( � �i( 8 � j( 8 � j( 8 � /j( 8 � Dj( 8 Xj( uj( 8 @ �j( 8 H �j( 8 P �j( 8 X �j( 8 ` ( �j( k( k( -k( Dk( Wk( pk( �k( �k( �k( �k( �k( �k( l( #l( 6l( Ol( fl( �l( �l( �l( �l( �l( �l( �l( m( m( 5m( Ym( km( }m( �m( �m( �m( �m( �m( �m( �m( n(
n( n( 'n( � 5n( ����Kn( fn( ~n( �n( �n( �n( �n( o( 3o( Oo( ! � V:( Yo( b:( @ lo( ` ~o( � m:( � �o( � x:( � �o( �o( �o( @ �o( 8 ` Fb( �� � �o( 8 � �o( � �o( 8 � ,' �� p( 8 ,p( 8 ( ud# @ Mp( � ` ap( 8 � yp( 8 � �p( � �p( �� �p( �p( @ �p( ` �p( � q( � q( � "q( � =q(
�� Uq( H �) 8 nq( @ zq( � �q( � �q( �q( @ �q( � �q( � �q( � �q( 8 �A 8 �r" 8 �q( 8 �x 8 �� 8 �q( 8 t�& 8 �M! 8 �q( b �� $�# B � `( 8 w 8 r( 8 r( 8 &r( 8 /r( 8 ;r( 8 Gr( 8 Qr( 8 [r( 8 � B
fr( b �� $�# B � �r( 8 �r( 8 �r( 8 `( 8 �r( 8 �q( 8 �� 8 �r( 8 �r( 8 �r( 8 � 8
�r( 8 w 8 � B
�r( b �� $�# B 8 6
� �r( B �r( B s( B s( B <s( B Zs( B rs( B �j( B �j( B � B �s( b �� � B � �s( B �s( B }� B �k B �s( b �� � B �s( �s( B �s( B �s( B @ @ \ g @ t( � t( � 8�! t( @ %t( � -t( � �y' z' @ �! � 6t( 8 � Kt(
( et( ut( �t( @ �t( ` �t( � �t( � �t( � u( � &u( Cu( Ru( � P cu( 8 uu( 8 ( �� �u( @ �u( 8 ` �u( 8 h �u( 8 p �u( 8 x �u( 8 � �u( 8 � 90' � �u( 8 � v( 8 � v( �� � Ym( �� v( 8 <v( 8 ( Ov( 8 0 `v( 8 8 sv( 8 @ �v( 8 H �v( 8 P �v( 8 X �v( 8 ` �v( � w( � w( 8 � 3w( �� � Hw( Yw( iw( @ zw( ` �w( � et( � ut( � �t( � �t( �t( �w( B @ �t( ` �t( � �w( 8 � ,0' � �w( 8 � �w( 8 � x( 8 � "x( 8 �
h( 8 1x( 8 Bx( 8 Yx( 8 ex( 8 wx( 8 ( �x( 8 0 �x( 8 8 �x( 8 @ �x( 8 H �x( 8 P �x( 8 X y( B ` y( � /y( � Iy( � `y( � zy( �y( 8 �y( @ �y( 8 ` �y( 8 h �y( 8 p �y( 8 x �y( 8 � z( � .z( � Lz( 8 � `z( 8 � sz( �� ��& 8 @ �z( 8 H �z( ` �z( � �z( 8 � �z( 8 � �z( � ѕ' 8 � �z( 8 � �z( 8 � {( 8 � 1{( 8 ^{( 8 l{( 8 {( 8 �{( 8 �{( 8 ( �{( �� @ �{( �� ` �{( �� � |( 8 � |( 8 � -|( 8 � ��& 8 � L|( �� � �E( � `|( 8 � }|( i�
�|(
�|( 8 @
�|( 8 H
�|( 8 P
�|( B `
}( �� �
}( 8 �
2}( B �
3( 8 O}( 8 g}( 8 �}( �}( @ �}( 8 ` �}( B � �}( 8 � �}( 8 � ~( 8 � ~( �� � ��& B � ,~( B~( �� V~( 8 @ |~( 8 H �~( 8 P �~( 8 X �~( 8 ` �~( 8 h ( 8 p 4( 8 x @( � � T( � n( � �( 8 � �( 8 � �( 8 � �( 8 � �( 8
�( 8
�( 8
'�( B
=�( 8 @
Q�( 8 H
l�( 8 P
�( 8 X
��( 8 `
��( 8 h
��( B �
ڀ( B �
�( 8 �
�( 8 �
#�( 8 �
=�( 8 �
W�( 8 �
a�( 8 �
q�( ��( ��( 8 @ ��( 8 H Ɂ( 8 P ف( 8 X �( 8 ` �( � �( B � '�( 8 � E�( � c�( 8 �( 8 ��( �� ��( B � ۂ( C� �i' �� �( @ ��( ` �( � �( � �( � 4�( � >�( 8 `( 8 [1' �1' @ P�( 8 ` n�( � ��( 8 � ��( 8 � ��( �� � у( �( �( �( A�( �
! w� �� W @ �! 0� � :�& �� � N�( `�( |� @ w
! u� � o�( �� � w�( �� �� @ ��( � G�& }� ��( 8 h ! � � ! � � /! � r�! p� @
�� ��( �� ��( P ʄ( 8 ݄( B �( 8 @ �( � H �( ` �� �( ! t�
�� (�( 0 ?�( T�( i�( @ }�( ` ��( � ��( � ��( � ҅( � *� B 8� B �( B @ �( B ` +�( A�( T�( o�( ~�( ��( ` ;� �� ?� �� @ E� �� � ��( � � ��( � � φ( � � �( � � B� ��(
�( )�( A�( V�( o�( ��( ��( ��( χ( �( ` �8' �� �( �� � � B
�( B �( B $�( B 1�( B >�( B
� B K�( b �� � B Z�( � j�( �� |�( �� � ��( 8 � ��( 8 � � ��( B ��( B ��( B ӈ( B �( B �( B ��& B �( B '�( B 6�( B E�( B
U�( B m�( B ~�( B
��( B ��( B ��( B ̉( B ߉( B �( B �( B �( B �( B �( B �' B 4�( B @�( B d�( B �2' B p�( b �� � B h� ��( � d�& �� 5" �� @ =c' �� �x �� � � �� � �c' T� � �' � p/' 8 #;! 8 ( �c' 8 0 %9' 8 8 F9' 8 @ d' ` ��( 8 � d' � K/' � �
��
( # ��( � 8 @ (( ' � ��( [� @ � ��( ϊ( ފ( �( 0 �( �� �( 8 �( B @ (�( 8 ` � �� � 7�( 8 � G�( B � ��' B X�( � @
� g�( x M�& Y�& � @ y� {�( ��( ��( ��( ( ܋( � �( �( �( 8 �( B
� � B %�( B ,�( B ��& B � ! B �>' B 4�( B >�( B J�( B Q�( B d�( B
q�( B @�& B ��( b � � B յ& ' � �' � ��( � @ ��( ^ � ��( � � Ɍ( �( ��( Z�! d W�& 8 �( (S ,�( (S ` @�( � c�( � ��( � ��( ��( �! � Í( �� �& X� ύ( [� @@ ٍ( � @F �~& B �F Ü W �F �( � G }�& 8 0I ��( � 8I
�& � `I ��( � `K �( � �K �( 8 �K �g R� L �% I� @L ?�( B �L {N � �L
� G�( " q� [� �� @ " �� � ��& �� @ � � � ��& o � ��& � ��& � @ �& � � �& � � )�& � ;�& � @ K�& � � � ! � � X�( 8 5�& � @ D�& � � l�& � � �>' � Գ& � @ �& � � o�( � � 4�( � ��( � @ ��( � � h�& �� � t�& � ~& � @ Q�( � � ��& �� �
�& � �& � @ (�& � � @�& � � w� � �� � � �� � g� � � � j� �� ��( �� ( � ��( �� sq � � X! �� � ��( � x5 � � zI � �8u Ҏ( �� ��� ގ( � @ � R� �( g 8 'c �� �( �� @ �( �� � �( �� � 1�( �� A�( �� @ T�( �� � b�( �� � ��! �� ��! �� @ o�( )� � ��( �� � }�
�� ��( �� @ ��( �� � Ï( +� � Տ( �� �( �� @ ��( �� � �( �� � �( � 2�( � @ J�( � � h�( � � t�( H� �� +� @ ��( '� � ��( '� � ��( )� ��( � @ Ӑ( � � �( N� � ��( � �( l� @ �( � � ,�( � � @�( � O�( � @ `�( � � ~�( � � ��( �
��( � @
Б( �� �
�( � �
��( l� �( � @ &�( � � ?�( � � V�( � k�( � @ ��( � � ��( � � ��( �
�( �� @
�( � �
�( �� �
G�( �� ]�( )� @ v�( �� � ��( � � ��( +� ��( �� @ ד( �� � �( )� � �( !�( @ >�( � V�( � s�( ��( @ ��( � ��( � ɔ( �( @ �( � �( � 2�( C�( @ W�( � o�( � ��( ��( �� @ ( ! � �( # � ��( +� �( �� @ '�( �� � =�( # � X�( )� l�( +� @ ��( % � ��( ' � ��( * ۖ( �� @ �( , � �( # � "�( . @�( 1 @ W�( 3 � t�( )� � ��( 5 ��( 5 @ ܗ( 7 � � � ��( 8 h j5 � �( B ;�( B @ ��( B ` ژ( 8 � �( B � �( 8 � '�( � @�( B @ Z�( B ` p�( B � |�( B � ��( B � ��( 8 � ˙( 8 � �( � �( � @ B�( � � r�( � � ��( � њ( � @ �( � � 0�( � � `�( � y�( B @ ��( B ` ��( B � ��( B � ؛( 8 � �( 8 � �( � /�( � @ H�( 8 � y�( � � ��( � ( � @ �( � � #�( � � 6�( � N�( � @ z�( � � ��( � � ��( � F�( � @ l�( � � ��( 8 � ̞( � ��( B @ .�( B ` \�( B � ��( � � ��( �
��( � @
ʟ( � �
�( B �
�( � � 7�( # �P � F�( B a�( B @ y�( B ` ��( � � ��( � � ��( � ��( � @ ��( � � ��( � � Ǡ( � Ѡ( � @ ۠( � � �( � � �( � ��( � @ �( � � )�( � � B�( � Y�( � @ p�( � � ��( � � ��( � ��( � @ ��( � � ڡ( � � ��( � �( � @ .�( 8 � D�( � � M� B [�( B t�( B @ ��( � � ��( � � � ߢ( # � �( (� �( (� �( (� @ (�( (� ` ;�( (� � n�( � �( (� � ��( (� � ��( (� ��( (� ��( (� @ ѣ( (� ` �( (� � ��( (� � �( (� � "�( (� � 5�( (� I�( (� ��$ (� @ ]�( (� ` �( (� � ��( (� � Ĥ( (� � �( (� � ��( (� �( (� �( (� @ %�( (� ` 3�( � R�( � y�( � ��( � ��( (� ��( ť( (� @ � ۥ( " � �( (� �( (� '�' (� @ @�' (� ` �( (� � Ę' � � 5�( � �' � D�( Y�( � h�( � @ w�( ` H�' � �' � � 3�' � ��( � ��( r�' ��( @ Ҧ( ` �( � �( � �( � +�' (� � :�' (� _�' m�' @ ;�( ` W�( (� � n�( (� � H�' � 5�' � � ��( � ��' � ��( D T/' �� ]/' �� � f/' �� �2'
� �
� �� �� �� C� ǧ( � ٧( � �( � @ �( �� � ��( �� � ��& B� � m� @ Rc' j� � rc' �� � �c' �� h�& j� @ t�& � � �c' j� � ��& � �( �� @ �d' �� � �2' � cc'
� �
�� �� � � �( �( 8 2�( 8 ?�( 8 U�( 8 f�( 8 {�( 8 ( ��( 8 0 ��( 8 8 Ĩ( 8 @ ߨ( 8 H ��( 8 P w� P~& 0 � -� �% I� @ 2� B � ^R( B � �( � � �� '�( A�( � M�( V� @ �V B ` [�( B � ٍ( �! � j�( [ � q�( � ��( � ��( @ ��( 8 ��( 8 Щ( �� ݩ( ��( 8 x~& �� �( -�( 8 A�( 8 ��( [�( �� d� �� � ^� l�( Í( �� �g R� @ �~& B � }�& 8 �
� ~�( ��( B ��( B ��( B @ ��( B ` ƪ( B �
Z � ܪ( �v( B �( B �( B @ -�( B ` K�( 8 �
� e�( o� �- n�( �( ��( ��( ̫( �( �( �( 1�( I�( 6 � T�( ^�( j�( u�( �( ��( ��( ��( � ��( ¬( ڬ( �( �( �( 9�( ]�( m�( ~�( ��(
��( �( �(
�( 0�( <�( J�( o�( ��( ή( �( �( �( (�( 7�( D�( P�( d�( v�( ��( ��( ��( ��( ! ��( " ί( # �( $ �( % "�( & /�( ' :�( ( Z�( ) f�( * q�( + |�( ������( ���� 8 ��( , ��( ��( ��( Ѱ( �( �( �( �( �( &�( 6�(
H�( Z�( l�(
v�( ��( ��( ��( ��( ѱ( �( ��( �( �( ,�( ?�( Q�( e�( y�( ��( ��( ��( ��( ��( ! Ʋ( " ز( # �( $
�( % &�( & ;�( ' E�( ( Y�( ) n�( * ��( + ��( � � B� � ��( � � ��( � � ij( � @ ճ( � �( � � �( (� � �( (� � ��( (� � �( (� � (�( (� ;�( (� �( (� @ ��( (� ` ��( (� � ��( (� � ��( (� � �( (� � �( (� "�( (� ѣ( (� @ 5�( (� ` ��( (� � I�( (� � ��$ (� � ]�( (� � �( (� ��( (� Ĥ( (� @ 3�( (� ` R�( (� � y�( (� � ��( (� � ��( (� � �( (� �( (� '�' (� @ @�' (� ` �( (� � 5�( (� � �' (� � D�( (� � Y�( � h�( � w�( (� @ �' � ` 3�' (� � H�' (� � ��( (� � ��( (� � r�' (�
��( (�
Ҧ( (� @
�( (� `
�( (� �
�( (� �
+�' (� �
:�' (� �
_�' (� m�' (� n�( (� @ �( (� ` ��( (� � �( (� � �( (� � ;�( (� � W�( (� %�( (� H�' (� @ 5�' � ` ��( � � �A � ȡ' � � �� � �
�� � @
�( � M�' � � [� � � ס' � @ !�( � ��' � � @�' � � ,�( � @ =�( � Q�( � � �� � � e�( � @ ܙ � w�( � � ��( � � ��( � @ ��( � ô( � � Ӵ( � � �( � @ ��( � �( � � )�( � � 1�( � @ n�' � ! �" � �! 9�( � �" F�( � @# Ę' � $ S�( � $ g�( � @$ x�( `$ ��( �$ ��( �$ ��( � �$ gd( (� �$ ε( (� % ٵ( (� % �( � @% �( � �& ,�( � ' G�( � @' U�( �' j�( � �' x�( � `( ��( � ) ��( � �) ��( � �* ��( � `+ �� (� �+ ζ( (� �+ � (� �+ �W! � �+ ڶ( � , ��( (� , �( (� @, ,�( � `, 6�( � `5 M�( � `> e�( � `G }�( � `P ��( � `Y ·( � `b �( � `k �( � `t ;�( � `} _�( � `� ��( � `� ��( � � �( � `� �( � � N�( � `� _�( � � v�( � `� ��( � � ��( � `� ι( � � �( � `� �( � � *�( � `� >�( � � J�( � � �( � �� ��( � `� ��( � � ��( � � º( � �� Ѻ( � `� �( � � ��( � � �( � �� �( � `� �( � � 8�( � � _�( � �� ��( � `� ��( � � �( � � �( � �� �( � `� 7�( � � N�( � � y�( � �� ��( � `� ��( � � ��( � � ͼ( � �� �( � `� ��( � � �( � � �( � �� x} � `� �� � � /�( � � ;�( � �� N�( � `� b�( � �� ��( (� �� ��( (� �� �( (� � �( � � )�( (� � C�( (� @� R�( � `� l�( (� �� �( (� �� ��( � �� ¾( (� � ־( (� � ��( (� � �( (� @� :�( (� `� U�( � �� k�( (� �� ��( (� �� ��( (� � ��( (� � �( (� � ��( (� @� �( (� `� 7�( (� �� g�( (� �� ��( (� �� ��( (� � ��( (� � �( (� � �( (� @� �( (� `� �( (� �� $�( (� �� 5�( (� �� S�( (� � m�( (� � ��( (� � ��( (� @� ��( (� `� ��( (� �� �( (� �� �( (� �� ��( (� � �( (� � '�( (� � E�( (� @� _�( (� `� x�( (� �� ��( (� �� ��( (� �� ��( (� �� ��( (� � ��( (� � ��( (� @� ��' (� `� N�' (� �� ��( (� �� ��( � �� �( (� @� �( � `� *�( � �� 9�( (� `� D�( (� �� R�( (� �� c�( (� �� ��( � �� ��( (� �� ��( (� �� ��( (� �� �( (� � N�( (� � ��( (� @� ��( (� `� �( (� �� B�( (� �� d�( (� �� ��( � �� ��( (� � ��( (� @� ��( (� `� ��( (� �� �( (� �� (�( (� �� D�( (� �� [�( (� � r�( (� � ��( (� @� ��( (� `� ��( � �� ��( � @� ��( � � ��( � �� ��( � �� �( � @�
�( � � �( � �� !�( � �� G�( � @� m�( � � ��( � �� ��( � �� ��( � @� ��( � � �( � �� �( � �� *�( � @� >�( � � L�( � �� Z�( � �� ~�( � @� ��( � � ��( � �� ��( � �� ��( � @� �( � � 5�( � �� Q�( � �� k�( � @� ��( � � ��( � �� ��( � �� �( � @� 1�( � � I�( � �� ^�( � �� l�( � @� ��( � � ��( � �� ��( � �� ��( � @� ��( � � ��( � �� �( � �� �( � @� ,�( (� � A�( (� � Y�( (� @� v�( (� `� ��( (� �� m�' � �� &" (� �� ��( (� �� ��( (� � ��( � � ��( (� @� ��( (� `� �( (� �� �( (� �� ,�( (� �� A�( (� �� l�( (� � ��( (� � ��( (� @� ��( (� `� ��( (� �� ��( (� �� �( (� �� 4�( (� �� K�( (� � q�( (� � ��( (� @� ��( (� `� ��( (� �� ��( (� �� �( (� �� :�( (� �� J�( (� � W�( (� � j�( (� @� }�( (� `� ��( (� �� ��( (� �� ��( (� �� ��( (� �� �( (� � :�( (� � X�( (� @� u�( (� `� ��( (� �� ��( (� �� ��( (� �� ��( (� �� ��( (� � ��( (� � �( (� @� �( (� `� 1�( (� �� H�( (� �� ^�( (� �� x�( (� � ��( (� � ��( (� � ��( (� @� ��( (� `� ��( (� �� ��( (� �� �( (� �� �( (� � 2�( (� � L�( (� � `�( (� @� t�( (� `� {�( (� �� ��( (� �� ��( � �� ��( � � %�( � � z�( � � ��( � @� ��( (� `� ��( (� �� ��( (� �� ��( � �� �( (� �� %�( � �� 8�( � `� K�( (� � S�( (� @� Z�( (� `� ��( (� �� ��( (� �� ��( (� �� ��( (� � ��( (� � �( (� � )�( � @� A�( (� `� N�( (� �� o�( (� �� ��( (� �� ��( (� � ��( (� � ��( (� � �( (� @� �( (� `� ,�( (� �� V�( (� �� i�( (� �� ��( (� � ��( (� � ��( (� � ��( (� @� *�( (� `� U�( (� �� y�( (� �� ��( (� �� ��( (� � ��( (� � (� � (� � (� (� H � ��( D �! N� ��& 8 ��( B @ ��( 8 ` �( B � }� B � "�( B � :�( B � �[' B �[' ]� T�( 8 @ a�( B ` t�( B � ��( B � (�& 8 � ��( 8 � �<
M� � g �� ��( - � ' B �' B ��' B @ &�' B ` 8�' B � N�' B � a�' B � p�' B � ��' B ��' B ��' B @ ��' B ` Ӭ' B � �' B � ��' B � �' B � *�' B ��' B ��' B @ ��' B ` �' B � (�' B � C�' B � Ȯ' B � �' B �' B !�' B @ "�' B ` =�' B � V�' B � o�' B � }�' B � <�' B h�' B �' B @ ��' B ` ��' B � H�' B � g�' B � ��' B � ۭ' B ^�' B w�' B @ ��' B ` ��' B � ��( @ ܰ' B �' B ��' B @ �' B ` �' B � 7�' B � Q�' B � ��' B � ��' B DZ' B �' B @ �' B ` -�' B � W�' B � j�' B � }�' B � ��( , ��( B ��( B �( B @ �( B ` 9�( B � _�( B � }�( B � ��( B � ��( B ��( B ��( B @ ��( ] B �' B �' B @ %�' B ` ��' B � 5�' B � �' B � �' B � �( X z�' � ��' � ��' B ��' B dz' B @ ڳ' B ` .�( B � ��' B � H�( a�( B q�( B ��( B @ �) "� w� "� ` ��( 0 �� #� �f' #� � ��( P �a' !� �a' � � �a' � � g^( B `
��( 0 )j
B ��( B ��( B @ �$ B ` 3�$ B � ��( B � � B � �( B � �( B <�( B M�( B @ ]�( B ` n�( ��( B ��( B ��( B @ ��( B ` ��( B � ��( B � �( 0 �( B +�( B M�( B @ <�( B ` �t( B � 5�( '� � C�( B ` � Q� (� �L (� � � (� (� � � Q� &� �L &� � � &� &� � U�( � )� g�( *� m�( |�( ��( ��( @ ��( ` ��( ��( 8 ��( 8 ��( 8 ��( � 1� �% I� @ ��( �� � |�( �� @ 2� ��( -� ��( � �( ;� �( =� @ '�( @� � <�( B� � \�( D� ��( F� @ ��( H� � ��( J� � ��( M� ��( P� @ �( S� � 3�( W� � T�( Y� n�( [� @ V' ]� � ��( ]� � �4' _� �p' c� @ ��( e� �
/� 0� ��( ��( �� ��( �� @ ��( �� � ��( ��( �� ��( �� @ �( �� � �( �� �
3�
6� 7� 8� 9� :� .� �� �� �� x� 5�
6� 8 8 <�
6� ?� ?� �� >�
6� ,� ,� ,� ,� B A�
6� ,� ,� ,� B C�
6� B B B B E�
6� B G�
8 6� � 8 I�
6� �� L� �� �� K�
6� O� 2� N�
6� R� 4� Q�
6� �� L� U� �� V� 8 �� �� T�
8 6� X�
6� =� Z�
6� 8 \�
6� r� ^�
6� a� b� �� �� `�
6� d� �( b � � B � 6�( B <�( B B�( b g� � B � S�( B Y�( B _�( b i� � B p�( b � � B ��( �H( f� h� �H( j� @ �( k� ` ��( b � � B ��( b �� � B ��( �I( B J( B �H( f� @ � m� ` �& n� � J( f[ B n B @� B @ �� B ` ��( b � � B ��( XI( q� �( XI( q� 0�(
� �1 8 O�( 8 n�( ��( @ ��( O ` ��( O � ��( �� � ��( O � ��( O �( O &�( O @ D�( �� ` W�( �� � c�( z�( ��( ��( @ ��( ` ��( � ��( d �( u� �( u� � 2�( u� @ K�( u� � e�( u� � y�( ��( ��( @ ��( ` ��( � ��( $ �S! w� ��( � V! � OV! � �V! �( ( H�( Y�( @ q�( ` ��( � ��( � ��( � ��( � (�( T�( ` n�( ��( ��( @ ��( ` ��( � �( � � 5�( � L�( � @ g�( � � ��( � � ��( {� y� ��( ��( ��( y�( �( ��( @ ` �( x� g�( z� '�( � ?�( v� # }� L�( ~� � W�( |� � `�( � ��( � ��( � @ ��( � � ��( � � ��( � �( � @ *�( � � B�( � � h�( � ��( � @ ��( �� � � ��( � ��( 1 ��( ��( ��( �V ��( @ �( H �$ �� +�$ �� @ gd( �� �
&" �� � ��( �� +�( �� @ 2�( �� � ��$ �� �$ 9�( �� * @�( �� @/ K�( �� �4 V�( �� �9 b�( V:( �) w� }�( 8 ��( 8 ��( 8 ��( ��( %� ��( ��( �( @ !�( ` 6�( � Q�( g�( �� t� $� n�( ��( ��( ��( ��( ��( ��( �( -�( I�( f�( {�( ��( ��( ��( �( 9�( e�( y�( ��( ! ��( 4 ��( ��( �( 5�( \�( ��( � �� �% I� @ ��( �� � 2� @ 6;' ` �:' � ��( � � ��( �� ��( 8 � pk l� � ��( o� @ ��( p� � ��( : � ��( �� ��( �� @ ��( �� � ��( �� � �( �� �( �� @ '�( �� � �( �� � 9�( �� M�( �� @ r�( �� � ��( �� � ��( �� V' �� @ ��( �� � ��( �� � ��( �� �4' �� @ �p' �� � ��( �� � ��( �� �( �� @ �( �� � $�( �� � 9�( �� N�( �� @ h�( �� � r�( �� � ��( � �p' �� @ ��( �� � ��( �� � ��( �� �z( � @ ��( �� � �( �� � �( �� #�( �� @ 5�( �� � W�( �� � ��( �
��( �� @
��( �� �
��( � �
��( �� ��( � @ (�( � � H�( � � c�( � ��( � @ ��( � � ��( �� � ��( �
��( � @
�( �� �
6�( � �
U�( � l�( �� @
�� ��
�� 7� 8� 9� :� �� ��
�� �� �� x� �� ��
�� 7� 8� ��
�� �� ��
�� 8 �� ��
�� ��
�� ?� ?� ��
8 �� � 8 ��
�� �� L� �� ��
�� O� ��
�� R� ��
�� �� L� U� �� V� 8 ��
8 �� ��
�� 8 ��
�� r� ��
�� a� b� ��
�� B ��
�� ��
�� �� � ��
�� B ?^ ��
�� I� 9� 7� 8� �
�� B 8 �
�� �
�� �� �
�� � � �
�� �� �
�� �� �
�� �� �
�� �
�� �� �
�� �� �
�� �� �� �� �
�� � ~�( ��( ��( ��( ��( ��( ��( �( �( 2�( H�( Z�( 8 d�( 8 p�( 8 }�( ��( @ ��( ` � ��( ��( ��( ��( ��( ��( ��( T )1 k� �| � � @ �( �� ? � @ �5 P ` <b' 0 � � �% I� @ 2� � �( � � + 8 �( �( 8 @ >� �� ` Գ& � � 0�( 8 � F�( 8 � Q�( � c�( B � � ! k�( 8 �7 g� @ s�( � ~�( � �) � @ �) � � � � � �x
� ��( � @ ��( �� � ��( �� � ��( �� ��( �� @ ��( �� � ��( � � ��( � �( � @ 9�( � � L�( � �
� � Ab' � � �% I� @ 2� � �
8 � � � � �
8 � � g� �
8 � �
� � �
� � �
� �� e� ��
� 8 ��
� �� � ��
8 � o o o ��
� � � �
8 � j� �
� � � [�( 4 k�( z�( 4 ��( 4 � ��( ��( @ ��( ` ��( � ��( ��( ��( �( @ �( ` )�( � :�( � V� \� @ ��& ` }�& � �x � � R�( 8 `�( � l�( � @ x�( � � ��( � � ��( � ��( � @ ��( � �
�
�
�
� � �
� �
� � � �
� � � �
� � � �
� � � � � � � � � � ��( ��( ��( ��( @ �( ` /�( � E�( � P�( 8 �� "� A0 $� @ a�( &� � w�( &� � ��( (� ��( *� @ ��( $� �
�
!� �� �
B �� #�
8 �� %�
�� '�
�� B )� �( �% I� 2� B @ �}& B `
+� � 1y' P �% I� � 1� @ �( �� � �( �P 0 �(
P �( 4� �( 4� @ 3�( 6� � B�( 6� � T�( 6� i�( 4� @ y�( 4� � ��( 4� � ��( 6� ��( 8� @
/� 0�
3� 8 .� 2�
3� 8 5�
3� 7� ��( �( B �( B �� V� @ 8� P� ` W>" T� � ��( 8 �
9� ��( 0 �! B � ' B ~�
B @ �( B ` �( B � 9�( B � �' B � ��& ]� � �! ^� �" 8 3�! B @ V�( B `
;� e�( v�( ��( ��( ��( ��( �( �( �( �( B �( B "�( =� @ /Q! 8 ` |N' B � sM' B �
>� -�( C�( M�( Y�( m�( ~�( 8 ��( B ��(
X ڞ w� �( w� ( �2 w� P �( w� x �( w� � w� � �P! w� � �( w� �( w� @ �( A� �
B� ��( � �' W� ��& i� � �( � �( B �
D� %�( & 0 :�( N� R�( P� @ l�( R� � ��( T� � �`' V� ��( Y� @ ��( [� � �( ^� � �( Y� �p' `� @
�( [� � �( b� � (�( e� 3�( g� @ F�( j� � U�( [� � e�( [� v�( m� @ ��( [� � ��( o� � �p' g� ��( q� @ p' s� � ��( [� � �( u� �( y� @ ��( |� �
�( ~� � �( �� :�( �� @ O�( g� � b�( �� � }�( �� ��( [� @ ��( [� � ��( �� � ��( �� �( �� @
F� G� �
�( �R' B �( B ��( B @ �( B ` !�( B � 0�( B � C�( B �
M� x� � 8 B �� L�
M� x� 8 O�
M� x� 8 Q�
M� x� S�
M� B� U�
M� X� C� W�
M� Z�
M� ]� B� \�
M� :^ _�
R� M� a�
R� M� d� E� c�
M� 8 f�
M� i� t� h�
M� i� l� ;� k�
M� 8 n�
M� p�
M� �� 8 r�
M� t�
8 M� w� x� ^� ]� v�
M� {� K� z�
M� � B B }�
M� 8 A 8 �
M� 8 B @� ��
B M� ��
M� ��
8 M� ��
M� B B �� U�( q�( B ��( B � ! B @ �! B ` ��( B � ��( B � ��( B � �( B � �( x p' �� (�( �� @ �( �� � �) �� � �( �� �( �� @ �( �� �
�( �� � �( �� ��( �� @ F�( �� � U�( �� � e�( �� �\' �� @ �( �� �
�� �� G
�� �� ��
�� B ��
�� x� � 8 8 8 ��
�� ]� ��
�� X� ��
�� 8 A 8 ��
�� B B ��
�� i� ��
�� �� �� ��
�� � �� %�( @ 1�( �� A0 �� @ @�( �� � J�( �� � U�( �� b�( �� @ w�( �� � �� �� �
��
8 �� �� ޞ � �� �% I� @ 2� � .x 8 � ��
�� ��
�� �� �� �� �� <� u� :� ��
�� �� �� �� ?� ��
�� �� �� �� ��( ��( ��( ��( ��( �( �( �w' � �� �# X @ � X � �( P �w' �� ��( �� �
�( �� �( �� @ 7�( �� � )7! �� � Q�( �� m�( � @
�� �� ��
�� �� ��
�� � �( ��( ��( ��( �( p �w' �� ��( � � �( � 7�( � @ �( � � Q�( � � m�( � �( � @
�( � � �( � � �8! � %�( � @
� �� �
� �� �
� �� � �
� �� �� �
� �� �� �
� �� o o �
� �� 8 � B�( ( �w' ��
�( � � �8! �
� �� � � R�( 0 �w' ��
�( � � �8! � c�( � @ p v�( �� �( � ��( � ��( � ��( � �% �� � � � ��( 8 ��( 8 �( 8 �( 8 �( 8 �( b � � B `( p� � � �% I� @ 2� � ? >� � 3' �� ) �� �Y ) � � ) � @� / ) �� �� `;' 8 pk r� ��( s� @ = ) $ G ) � ^ ) � @ p ) � � � ) � � � ) �� � ) �� @ � ) �� � � ) �� � � ) �� � ) � @ ) � � &) � � =) � V) � @ n) � � �) � � �) � �)
� @ �) � � �) � � ) � %) � @ =) � � G) �� � �4' � �p' � @ W) � � n) � � �) "� �) �� @ �) � � �) � � �) $� �) '� @
) *� � ) ,� �
� � 0) �' � �' �_
� �
� E) h ��& d� ��& ?�
� ])
( t) �) �) @ �) ` �) � �) � �) � ) � ) ,) B) �' �' �' @ �' ` U) � �x
B c) B q) B @ �) B ` �) B � �) B � �) B � �) B � �) B �) B ) B @ ) B ` �>' � � T>' B � d>' B � o>' B >' B () B @ 6) B ` D) B � T) B � `) o) B |) B �) B @ �) B `
8 � f� � �
� �� �
� B B �
� � � �
� �� � �
� ��
� L� ��
� � O� ��
8 � T� U� ��
� � � ��
� � �
� � �
� 8 �
� c� B �
� f�
�
� f� � �
� �
� �
� � �
� m� �
� �� � �� � � � �
� �� �
� a� b� B B �
� B �
� � � �
� 8 8 !�
8 � �� #�
� &� � %�
� )� � (�
� � �� +� �) # �) 0� �� 3� @ �) +� � �) 6� � �) 9� �) ;� @ ) =� � $) ?� � 9) /� �( � @ M) /� � h) A� � {) C� �) E� @ �) 1� � �) G� � �) G� �) I� @ ) L� � ) N� � ,) N� C) P� @ ]) R� � �) T� � �) V� ��( Y� @ �) ]� � �) _� � �) N�
) a� @ ) d� � 6) H� � P) f� b) h� @ v) j� �
-�
&� /�
2� A� 1�
�� 5� ,� 4�
�� I� 8� �� 7�
�� I� &� :�
8 x� m� 8 <�
x� m� � >�
x� m� � 8 @�
x� m� � B�
m� [� D�
� �� m� � � F�
m� � � H�
� � K� t� J�
� x� m� [� M�
� � O�
M� � � [� Q�
x� � � S�
x� m� � U�
x� X� � W�
8 � � [� \� � �� Z�
8 � � [� \� ^�
x� m� � `�
c� �� b�
�� e�
�� g�
� i� y' �) 8 �) 8 �) 8 � �) �) �) �) �) ) @ 6� �� q� � I� � � E� M� [ � z� � |� � ~� � � � � �� �� � � �� � �� � , 9y' �% I� � � @ Z ) 8 � �� 7 �� .�
\ �� � ) b:( � ) յ& � �' � ��& ]� @ V� ` \� � � � � ) � �r( � w � @ M E� � 1�& M� � <�& �� ޞ �� @ � ) � � ��( B� @ 9y' �� wO' @ � ) �� ` � )
� � ) F� �2' 8� $ �.' '� �- ��( �� . �� 6� @. � ) q� �. � ) I� �. `( � / �z' @/ �- �� `/
�� @a' � ) W� � �) B �) B
) B 0b' B
) B
) B �:' B ��( B
) B 1
) B �>' B
A
) B ��& B H
) B
g^( B �a' B V
) B k
) b �� � B �b' }
) B �
) B �
) �
) �
) �
) �
) �
) �
)
) ! ) H �A � 6 ) �� @ K ) �� � Z ) �� � � &� � p ) � ~ ) 8 � ) 8 � ) 8 � ) 8 �' 8 � ) �� @ � ) �� @ � ) �� @ ) �� @ ' ) @ 0 ) ` D ) � V:( � M ) �
�� ,� y�( 4 g ) �� � s ) T
j �� � +� � ) ��
� ) � � ) � � ) � ) � ) @
) 8 ` #
) �� � 6
) �� �J J
) �� @K c
) �� @Z {
) � @i �� �
) T
�
) �� ˄ �� �
) x[ �- �� ��& � �j �
) �� @� �
) �� �� �
�v' D �
) � Qe' � �
) [� �� [� � $� d ��
�
) �
) )
�� /) ;) J) ]) t) �) �) �) �) �) �) �) ) ) () 9) J) Z) k) |)
�) �) �)
�) �) �) �) ) )
) 7) K) b) v) �) �) �) �) �) ) ) 1) M) c) }) �) �) �) �) ) 0) G) ^) x) �) �) �) $ B �� B
�� �) � :� �� �� @
�� �) � W � @ � B � �) ( �) B ) B ) B @ ) :^ � )) :^ � 5) �
�� �� H) T �u" B �! B ]) @ � � `
� �� i) 0 �) � �) W @ �) W � �) � �) 5) � @
� � X�! � ʉ �� � @ �� �) x �� � 8�! @ t( � ��' B � �) 8 � �) 8 � �|( 8 � !( 8 � � ( 8 �r( 8 B!( 8 �) 8 R!( 8 �w( 8 ( �( 8 0 �!( 8 8 ) �� @ �i( M� ` !) 8 � �!( 8 � p!( 8 � �!( 8 �
� � �� 5) P G) 8 W) � V� @ c) � x) B x; � W l� @ �) B � �) B � �) B � �) B � �) B �) B �) B @ �) B ` ) B � ) B � $) B � 1) B � >) B L) � @ Y) � j) � ~) � �) � �) � �) � B �) �: � �: �� @
B W B � �) 2 � z � e( � @ �) � � �) � � ) � ) � @ )) � � 7) � � G) � W) � @ g) � � y) � � �) � �) � @ �) � � �) � � �) � �) � @ � � � �) � � ) � ) � @ $) � � =) � � \) � j) � @ }) � � �) � � �) � �) � @ �) � � �) � � �) � ) �� @ ) � � /) � � C) � Q) �� @ �j' �� � b) �� � z) �
�) �� @
�) � �
�) � �
�) � ) �� @ !) �� � 7) � � W) � q) � @
^� �
! � �) �� �) W @ z B � �O 8 � �) �� � � � � P5 � � � � �) � @ �)
� � �) � � �)
� � � @ �) � � �) e� @ �) B � �) e� � ) e� � 8 @ A0 8 H 8�! � t( � ��' B ) H� �V( D� Vb' E� � �� �� � R� � �
^� � � �� �
^� � � � � � � �
^� � �� �
B ^� �
^� B �
8 ^� �
^� � � �
^� 8 �
L� ^� �
O� ^� �
^� b� �
8 ^� b� �
^� h� �
^� I� ��
^� � ��
^� � ��
^� � �� ) 0 � � �) � � �) W � �) �� z B �O 8 @
�� � `� 1)
� � �
� �
� � � �
� � @ �) � �|& � �) � �) � �) � $�! H ' �� �{& �� ( �) 8 0 � @ �) X �) � ) � @ �r' � � �r' � � ) � ��( � @ *) � � ?) � � O) � ]) #� @ j) � �
� �
�� B B �
8 �� �
8 �� �
8 �� �
�� �
8 �� �
8 �� 8 �
8 �� "� 8� !�
2x �q( $ @� v) (� ~) *� @ �) ,� � �) � �) B � |c( B �) B �) B @ �) B ` �) B � �) B � ]�' � l�' � {�' ��' ��' @ �) i� � g �� �
%�
� '�
� )�
� +� < ) ; U B ` o� B � �x [ � c ) $ ; Ћ B ` ɋ B � � ) B � � ) B � � ) � �w B �x [ � ) X ; � ) B ` � ) � � \! @� � @� 0�
� B @ � ) B ` ɠ �� � ՠ 8 � ň Yg � �� � � � �� @ � ` (� � :� � �x [ � @� ) H ; \! @� � �P' R� � @� 0�
� B @ �) 8 ` �? 8 h 4=! 8 p C=! 8 x P=! 8 � _=! 8 � r=! 8 � :;! 8 � =! 8 � �=! 8 � �=! 8 � >! 8 � �=! � �=! � �=! �x [ 0 ) � ; _ ) B ` �N! )� � a' !� � \! @�
� B @ �� B ` h ) B � r ) � | ) � �N 3� p:! A @ w:! A ` ~:! B � �:! B � �:! B � �:! B � �:! B �:! B �:! @ �:! B ` � � �:! � �:! � �:! � � �:! � #;! 8 �x [ ( $� � ) ( ; \! @� � � 8 � �� 8 � � 8 � � 8 � 3� � L� �x [ � ) ; \! @� � ]� � � 8 � � 8 � �x [ � � ) � ; t' ` q� X � ) � ) � ) & ) , ) @ 2 ) ` �:! � �:! � �:! � �:! � 8 ) ? ) F ) @ M ) ` T ) � ] ) � f ) � o ) � x ) � ) � ) @ � ) ` �& � o�& � �x � �& � P�
�x [ � ) P ; V:( ` b:( � ~o( � m:( � �o( � x:( �o( �o( @ �o( ` �o( � p( � ,' � �p( � �p( �p( �p( @ �p( ` �x [ � � ) ( ; ~ ) 8 ` � ) 8 h � ) 8 p � ) 8 x �' 8 � ' ) � 0 ) � D ) � V:( M ) �x [ @ � ) ; � ( B ` ( B � ( B � t� B � �x [ � $ ) ; �#! ` N ) � �( B � �x [ � ^ ) ; y 8 ` � � �w � v ) � �x [ � ) X ; � � q3 � V 8 � �w �) �) @ |c( ` �) � �) � �) � �) � �) ]�' l�' @ {�' ` ��' � �x [ � � ) � ) � ) J ) ) � ) � ) '!) X!) �!) �!) �!) &") G") Q Q Q 2 E � k � , {") W� X�
W n B B �7 � Xt V� �") W� �7 � Xt Z� �") ]� ^�
W n n �7 � Xt \� �") a� b�
W � �7 � Xt `� �") e� f�
W R� �7 � Xt d� #) i� j�
W !� �7 � Xt h� E#) i� �7 � Xt l� n#) o� p�
W @� �7 � Xt n� �#) o� �7 � Xt r� �#) o� �7 � Xt t� �#) o� �7 � Xt v� $) y� z�
W @� �7 � Xt x� B$) }� ~�
W � �� � �� �7 � Xt |� d$) �� ��
W �� �� �7 � Xt �� �$) �� ��
W �� �� �7 � Xt �� �$) �� ��
W B B B B �7 � Xt �� �$) �� ��
W B �7 � Xt �� �$) �� ��
W 8 � � �7 � Xt �� %) �� ��
W �� 8 � &� �7 � Xt �� -%) Z
! � �% I� @ <%) B � �{& B � L%) 8 �
�� Y%) 6 (� �% I� @ �g R� � L%) 8 �
R� �� �� ��
�� R� ��
8 R� �� ��
8 R� �� `� ��
w� R� :^ �� � ��
R� w� ��
8 R� ��
G� |� (� }� ��
h� ��
�� h� �� ��
8 R� �� ��
� � ��
h� �� �� ��
� �� R� � ��
B h� �� ��
8 �� �
B h� � � �
m� � �
� � B �
8 � 8 �
�� � �� �
� �� �
8 �� B A B A B �
�� � � I� �� �
8 �� :^ B �
8 �� � �
8 �� �
B �� �
8 h� �
8 h� � �
�� h� �
V� �� �
8 [� � �
V� h� �
8 R� � B �
B �
� R� � �
R� �
R� �� �� � ��
8 R� �� z� ��
� R� �� ��
8 R� �� � 8 � ��
h�
8 R� � �
8 h� ��
8 R� 8 B B
8 h� H�
8 R� �o 8 8 ^
8 R� ��
E� z�
8 h� � �
h� � �
8 h� c
8 R� ��
8 R� �� �
8 R� B
8 h� o G �
8 R� ^ B
8 R� x�
8 R� 8 "
8 R� � � � ^ $
x� � R� &
x� � ) R� 8 ]� (
R� 8 8 +
R� 8 -
0 R� 8 �� /
R� 2
R� 4
R� 6 o%)
P $ �� e �� � �%) � �%) 9 �%) > @ �%) � �{& L � �%) @ �%) H �%) u� ` �� �%) �%) &) &&) :&) O&) l&) �&) �&) �&) �&) �&) �&) ') ') $')
�� 5') �� 8 G') Z') g') 8 s') = |') =
> �') �')
1 j5 �V( �') 0 �') M�! R� }` �� @
W� �') ( �! L e�
�� � ��! W � � �') 0 �D � z� �') ]� @ i�! 8 �X � � � @ �') � � �') � �! () () +() :() @ O() � Ȯ! � � � � �h" � ܙ g � �" i `� �g k �� g() � `� � � @� � � � � � y() A @� }() A �� �() B �� �() B � � � �() � $ �� �g R� @L �() �() �() )) 7)) X)) z)) �)) �)) �)) *) 7*)
\*) �*) �*)
�*) �*) $ � }�! � � �=! �� � +) H ��& @ �=! �� � +) �� � +) H !�& �� @ (+) �� � �c' H � 2+) H+) ^+) u+) � $ 1� q� [� �
�+) 8 �
�+) 8 �
�+) 8 �
�+) �
�G! �+) �+) 8 @ �+) 8 H �+) 8 P �G! �� ` ��& w� ��& @
,) H `
,) J �
K ,) $ �� �) m� � /,)
� $ �� � �� �
�L! �
�L! �
B,) 8 �
S,) 8 �
d,) 8 ��& p,) {,) @
N ,) < �,) �,) �,) �,) -) #-) A-) a-) �-) �-) �-)
.) 5.) c.)
�.) �.) �.) /) 0/) S/) |/) �/) �/) 0) :0) m0) �0) �0) �0) *1) Y1) |1) �1) �1) ! �1) " 2) # 72) $ c2) % �2) & �2) ' �2) ( 3) ) 23) * a3) + �3) , �3) - �3) . 4) / <4) 0 l4) 1 �4) 2 �4) 3 �4) 4 )5) 5 T5) 6 �5) 7 �5) 8 �5) 9 6) : M6) ; y6) �� @ ! M ! Y ! e ! �6) � �6) �6) �6) �6) �6) 7) 7) 67) Z7) l7) }7) X �7) Z @ �7) \ � �7) Z �
8 W B A B W
8 W B :^ B Y
8 W B A B [ �7) ( �� W � V @ �7) �� W � W @ ? U � �7) � �) � �7) � �) �7) 8) � "8) � �) A8) L8) _8) � x8) �8) �8) ` �8) a �8) + P �N& �8) T �
e FC � c
�8) �8) 9) )9) S9) }9) �9)
�9) �9) �9) �9) �9) � :) � 0 :) @ +:) 1:) \! T �" V� ( ! 0 ! 8 h @ Y _ H � Q ƞ R B:) �A S � ! \( (
! 0 8 ! 8 P:) @ ^:) H j P Y b x {:) H �
^ �� ] � �" �:) �:) �:) �:) �:) �:) �:) ( �:) 0 �:) 8 ;) @ ;) H !;) P 2;) X >;) ` K;) h ];) p l;) x ;) � �;) � �;) � �;) � �;) � �;) � �;) � �;) � <) � <) & & 8<) J<) �:) ^<) o<) ~<) ( �<) 0 �<) 8 �<) @ �<) H �<) P �<) X �<) ` =) h =) p '=) x :=) � J=) � X=) � o=) � |=) � �=) � �=) � �=) � �;) � �=) � l;) � �=) � �=) � �=) � >) � >) � 6>) H>) `>) p>) �>) <) ( �>) & �8) m �8) n �>) � �>) � �>) X� @ �>) h �>) X� p �>) � � �& � �>) � � �>) q � �>) � � �� }� � ?) � ` { ?) n '?) 9?) �� C?) W� L?) d� 0 U?) s � ^?) t @ o?) u H }?) u P �?) v X �?) �� � �?) u ( �?) w 0 �?) x � �?) � � �?) v � �?) y �?) � @" @) u P" ,@) X# 8@) W� `# � ! � D O@) n �8) p �8) r `@) w@) �@) p �g k �@) � �@) � �@) � �@) � � d � �@) ` �@) h A) � 6 B Y� z A) o �# , { �$ ,A) 6 ;A) B FA) �
�� l )V | @ �#! � � �� } \! ~ �, Ϫ � - i � \� f OA) bA) uA) �A) �A) �A) {,) �A) 8 �A) @ Ȯ! \� �
%� �A) 8 m �?
� @ �A) � � B) � � B) � )B) � @ 9B) � �
�
� �
� �
� � � � AB) ( _B) W iB) % @ xB) �� � �B) � � �B) �
�
� a� �
� a� � � � �B) 8 �B) �B) @ �C � gK � & � � Y� � �
� �B)
� �B)
� �v&
� �B)
� hv&
� yv&
�
� �B) \ �* � �B) �B)
0 �B)
8 �� @ ` C) e � C) � � "C) � 0C) � 8 � � X AC) XC) �! @ � � � � `C) D ' �
� sC) � �B) �C) �C) �C) @ �C) � �C) � � � �C) P & �7 @ ` � � �C) �C) �C) �C) D) D) %D) 2D) BD) RD) bD) oD)
}D) �D) �D)
�D) �D) �D) �D) �D) E) E) )E) 6E) CE) QE) aE) qE) �E) �E) �E)
@ �E) ( �@ � � @ �C ` �3 � �C) � � � � V � � �E) �E) �E) �E) �E) � x� F) 6 �X � F) 8 � � @ �� � �v& � �� �k �� @ �� � �E) � � V � T� � � @ V
�k � #F) � � �� 8 � /F) 8 � =F) OF) @ aF) � zF) � � �F) � � �F) � �F) ` Ә � Ü W � �F) � �F) 8 �F) @ �F) � �F) @" �F) $ G) � $ G) @$ "G) �$ gK �$ �f �$ �f �$ .G) % <G) % I� 8 @% JG) � �% � �% J' � & ZG) � @& dG) � �& qG) � �& �G) � ' �G) � @' �G) � �' �G) � �' �G) � ( �G) � @( �G) � �( �G) � �( � �G) �
� � �
� �
� �
� �
� �
� o �
� 8 �
� �
� � � �
� � �G) � �X � sg � T� @ V � � I� 8 � H) 8 � H) � � H) L � H)
� �! L &H) L � W? � Y� � @ �> � �D @ � � 0H) � \ 8 � �m 8 � 9H)
� �! L &H) L � W? � @H) @ OH) H ] � � V � @ ߃ �0 @ ]H) Kf @ kH) � H) � {� L �H) � � �H) ` �! L ޝ � � � �H)
h �H) � �H) � @ �H) � � �H) � � �H) � I) � @ I) � � 8I) � � DI) � NI) � @ ]I) � � q� � � rI) �
�
� 8 �
� �
� �
� � � �
� � � �
� � �
� � �
8 � / �
� � � � � {I) �I) o �I) @ �I) 8 ` �I) � �I) � J) � q} � J)
�c# �c# �c# �c# 0 �� @
� �
� �� N� � � 8 � ��
� �
� �� ?� � �� � �� L� Y� [� J� H� m� K � � M �� < ? >� �� � � �� � G �� t� �� x� ~� � L �� � � � � N t� @ L� Q� � J I �� � 3J) CJ) OJ) ! �& ]J) " / hJ) � F �� �� � �� �� �� O �
' �)" ( � � @� �� ) \� � �� �� �� B� l� B M� D �� Z� R� C �� c� � N� A �� �� � <� ;� :� 9� 8� 7� 6� 5� 4� 2� 1� /� .� -� J� I� H� G� F� E� D� C� B� A� @� ?� >� =�
��
�� �L) �L)
M) M) &M) 5M) DM) OM)
�� �M
b �M
d cM) tM) �M) �M) �M) c ^ a _ �M
m �M) @ �D � T� �M) �� @ q� [� � �) 8 � o �M) � N) W
E�
H� N)
+N) 3N) :N) AN) IN) PN) XN) dN) rN) N) �N) �N) �N) �N) �N) �N) �N) �N) �N) O) O) P �! L Xt q � W � � T� #�$ D� @ �D � x t � NO) ]O) h! uO) �O) b { � �O) xi �O)
�O) @ �O) a P) �% *P) >P) QP) [P) kP) �P) �P) �P) 8 �P) �P) @ �P) B ` �P) B � �P) 8 � Q) $Q) 0Q) <Q) HQ) TQ) `Q)
H ��& x� l� w� @ xQ)
� � �Q) 8 # �� @ �Q) r� � W! B � d! B � �Q) B � Ȯ! \� �� \� � � �Q) H �x �
� �Q) ;� ?� E� � 0
� R) ` �x �
�
�� R) (�& ,R) 8R) @ DR) ` PR) � \R) �
� dR) � uR) 0� � @ �R) B� @ B� � q� � � � � � � �� � � B� � � � Ɛ& �R) ��& �R) �R) S) b � � � S) +S) <S) FS) WS) tS) �S) �S) b � � � �S) h! �S) b � � �S) � �S) �S) �S) �S) T) T) b � � T) (T) 4T) BT) MT) N�& � iT) ��& ��& � � �T) �T) �T) �T) U) 7U) �0 # �� QU) � @ _U) H dU) ` {,) � n� 8 � �A) 8 � oU) � � � L
� ��& 8 �% I� � � @ gx
�� � �U) 8 � ��( 8 � �U) 8 � �U) � �U) � �U) �U) � V) X� � �Q t�
V) %V) <V) YV) yV) �V) �V) �V) �)
� u ! �
�U! @ �V) ` �V) � �V) � �% � �
W) �
W) � &W) � 4W) , B� �R! �( @ �( ` �R! � �' � S! � 5S! � *S! ے' JW) @ TW) $ ( "( 2( @ D( ` V( � h( � {( � jW) � |W) �W) � �w � �( � �� � �W) ( ��" ��" �W) � @ _S! � � oS! � � �1 8
��" @�' � �W) � �W) � 0 �W) � @ �W) � _S! � @ oS! � � ��' � � �W) 0 �1 8 �W) � �a' � � X) .x 8 X) / @ X) � !X) o � 3X) 0 gd( B RX) B iX) B @ ~X) B ` &" B � ��( B � +�( B � +�$ B � �X) B �X) B �X) B @ �X) B ` � �X) � �w � � �
W) � � �X) S! (�' � �X) � �X) � �X) � @ Y) � � /Y) � � CY) � XY) � @ iY) � � uY) � � �Y) � �q' � @ �Y) � � �Y) � � �Y) � �Y) � @ �Y) � � �Y) � � Z) � $Z) � @ 3Z) � � BZ) � � ]Z) � lZ) � @
� m� 8 �
� �
� �
8 � �
� � � � � �
� m� �� �� �
8 � � �� �
� R� �
� 8 �
� � � �
W � > � � � � �� �Z) [) ![) >[) U[) p[) �[) �[) �[) �[) \) 0\) O\) n\) �\) �\) �\)
�\) �\) ]) *]) B]) []) s]) �]) �]) �])
�]) ]'! B k'! B �]) � �- B � � � ^) ]'! B �'! B ,^) � �- B � � �
�
� L^) m^) � y^) I$ � ]'! B �^) �^) B �^) B j&! � @
��
��
�� �� �� � � � � � � � � � � � C_) U_) k_) �_) �_) �& �_) �_) `) +`) G`) o`) �`) �� ?� �� �`) �`) 8 Dj( 8 R
�`) a) &a) Ca) ka) �a) �a) �a) �a)
d �a) �a) b) 3b)
i
k Hb) �" �g @ � � g() f � _b) nb) �b) �b) �b) �b) c) c) 6c) Wc) sc)
( �c) B � B �c) B @ V� B ` \( B � � ! B � ! B � �c) B � �c) B �c) B �c) �c) d) 'd) Gd) fd) �d) �d) < �c) B � B �c) B @ V� B ` \( B � [~& B � 1�& B � �c) B � �c) B �c) B � @ �� B ` �d) B � �d) � P:) B � �d) �d) B e) < #e) 6e) Ke) ^e) � B pe) P �s! B Գ" B �e) @ � B ` �e) � �e) ` �e) �e) �e) �e) !f) Hf) yf) �f) �f) g) 4g) Ng) ug)
�g) �g) �g)
�g) %h) bh) �h) �h) �h) �h) i) /i) Ni) ri) �i) �i) �i) j) 3j) Qj)
wj) �j) �j)
�j) k) Bk) sk) �k) �k) �k) !l) � Ul) dl) |l) �l) �l) �l) m) %m) ?m) km) �m) �m)
�m) n) 0n)
Wn) |n) �n) �n) �n) !o) Eo) jo) �o) �o) �o)
�o) p) Tp) �p) �p) �p) 5q) qq) �q) �q)
r) 4r) `r) �r) �r) d �r) e "s) f Ws) g �s) h �s) i t) j 6t) k kt) l �t) m �t) n u) o 6u) p mu) �u) �u) �u) �u) v) Jv) �v) �c) �v) }Y B �v) � �v) X� ` �v) � �v) � � w) X� � w) � !w) }Y B Iw) }Y B {w) X� �w) X� H �& p �w) � � �w) � � �w) �w) $ x) � }Y B 7x) � Ex) q 0 Nx) B \x) @ ex) }� H mx) �w) $ �x) }Y B �x) }Y B �c) B �x) }Y B -y) \y) B my) �c) B �y) ' �y) }Y B �y) }Y B z) �&& " -z) B 6z) 8 pz) 6 zz) 6 @ �z) 6 � �z) 8 � �z) �z) B �@) B �z) B @ �@) B ` {) % � {) % � {) % � *{) d{) " l{) " t{) � {) % {) % pz) 6 @ zz) 6 � �{) < � � �{) D }Y B h 7 �� : � |) � �w) B h 9 �� ; H|) }Y B o|) }Y B �|) �|) & \y) B �|) }Y B �c) B }) %}) B 2}) D :}) U}) �() B e}) �() B %}) B 2}) D @ �}) �}) ( �}) * �}) + �}) - �}) / ~) 0 8~) 1 T~) 5 j~) ? ~) @ �~) 3 �~) = �~) B ) C ) �}) ) �}) , �}) . 8~) 2 ~) A �~) 4 �~) > ) E %) F 2) ( �s! B H) # � B @ �
G ` T) H �� g k i b _ I J� J� f) {) �) =� �) �) �) �) 5�) \�) X�
W |�) ��) ��) ��) ��) ƀ) ! ր) 0 �) 1 ��) @ �) A �) B '�) C 7�) D G�) E W�) J n�) K ��) P ��) Q ��) R ��) Z ́) [ �) ` ��) a �) b �) � Ҫ( H *�) f ;�) i @ J�) l � ^�) o � m�) q 6�' s @ ��) u � ��) u � ��) u �w' � � �% I� @ ��) 8 � ) < ˂) �) �) @ ��) ` �) � �) � �) � %�) � -�) e�' 6�) @ G�) ` U�) � o�) � ��) � ��( H � B � B �! ^� @ ��& ]� ` ��) 8 � ��) g� �
] ��) � B ��" B ��) 8 @ ˃)
( ك) B �( B 3�! B @ _�& B ` �) B � �) B � �) B � �) B � '�) B 1�) B � �& �& @�) �& 6�& Q�& o�& M�) b a � `�) G m�) b �& A ��& 8 @ D� �� H ��& �� P x�) A ` ��& A � �& B � ��) B � �! 8 �
e c d
� h ` g
8 � k ^ j
� k n _ m
8 � k A p
� r
� t ��) ��) ̈́) �) �)
( �) B �) B *�) B @ ��( B ` ��( B � :�) B � J�) B � V�) B � i�) B z�) B ��) � u� y w ��) ��) ͅ) �) �) $�)
E�) c�) ��) ��) ��) ކ) ��) �) >�) _�) 0 t( t( @ 8�! � t( � %t( -t( @ �y' z' @ �! � ��) P �y' | �y' } � �y' @ ��) �y' z' @ ��) { � Hz' z � �! � ·) $ ߇) B �) B �) B @ �) B ` !�) B � /�) B � =�) B � M�) B � c�) B s�) � �n' � ��) � @ �q' � � �f( � � ��) � ��) � @ ��) � � �) � � �) � �) � @ "�) � � 5�) � � S�) � n�) � @ ��) � � ��) � � ��) � щ) � @ �) � � ��) � � �) � !�) � @ 6�) � � ?�) � � Z�) � l�) � @ z�) � � ��) � � ��) � ��) � @ Ȋ) � �
�
w� =� �
w� � ~ �
w� � �
8 w� �� �� �
8 �� � � v �
8 �� � � �
8 �� o o �
8 �� o �
w� � x �
w� o �
8 w� � 8 +� �
8 w� �
w� 8 �
w� �
w� � � �
w� 8 8 �
w� �
w� �
w� 8 �
w� �
w� o �
8 w� � 8 � � � ؊) $�" B � ^ �) � ( B ( B ( B @ t� B ` � / z� � @
� �
� �
� �
� X $ H� � #
S �- A o�) B @ , B ` p( B � �% I� �
� � � �
A
�
�
� {�) � @8 ��) 8 ��) B ��) � @ ҋ) � ` �) � � �) B � �) B � $�) � � 9�) � J�) 8 k�) � @ |�) 8 ` � ) 8 h ~ ) 8 p � ) 8 x � ) 8 � ��) B � ��) B � ��) B � ) B �) B a�( B @ �) � ` �) � � ε( � � 7�) � G�) � @ d�) � � ��) � � ��) � ��) � @ ɍ) � � �) � � ��) � �) � @ �) � � /�) � � @�) � S�) � @ a�) � � ��) � � ��) � ��) � @ Վ) � � �) � � �) � 9�) � @ Y�) � � s�) � � ��) � ��) � @ ͏) � � �) � � �) �
3�) � @
H�) � �
z�) � �
��) � Ȑ) � @ �) � � �) � � *�) � F�) � @ h�) � � ��) � � ��) �
�) � @
�) � �
,�) � �
L�) � |�) � @ ��) � � ��) � � �) � �) � @ �) � � S�) � � t�) � ��) � @ ��) � � ��) � � ԓ) � �) � @ �) � � �) � � �) � ;�) � @ _�) � � ��) � � ��) � ��) � @ �) � � .�) � � &" � l�) � @ ��) � � ��) � � ��) � ŕ) � @ ٕ) � � ��) � � �) � 2�) � @ Y�) � � q�) � � ��( � ��) � @ W�( � � ��) � � Ö) � ז) � @ �) � � �) � � I�) � l�) � @ ��) � � ��) � � �) � ��) B @ �) B ` 3�) B � P�) B � c�) � � ��) � ǘ) � @ Θ) � � ) � �) � ` �) � � �) � �) � � �) � � >�) � @ M�) � � j�) � ��" � ` �) � � ��) � `" ��( � �# ��( � `% ��( � �& �( � `( ��) � �) ��) � �+ ę) � �. ܙ) � �1 ��) � �4 }�( � �7 �) � �: �! � �= ! � �@ &�) � �C �" � �F 1�) � �I A�) � �L �& � �O d�) � �R & � �U н& � �X Ų& � �[ Ӳ& � �^ ��& � �a p�) � �d ��) � �g ��) � �j ��) � �m ��) � �p ��) � �s �) � �v �) � �y �) � �| �) � � 1�) � �� Q�) � �� f�) � �� t�) � �� ��) � �� ��) � �� ś) � �� ֛) � �� ��( � �� ��) � �� �) � �� �) � �� 6�) � �� H�) � �� i�) � �� ��) � �� ��) � �� ��) � �� Ԝ) � �� �) � �� �) � �� A�) � �� \�) � �� �) � �� ��) � �� ��) � �� ʝ) � �� ��) � �� %�) � �� 9�) � �� P�) � �� g�) � �� ��) � �� ��) � �� Ϟ) � �� �) � �� �) � �� к � �� /�) � �� ]�) � �� s�) � �� ��) � �� ��) � � ��) � � ϟ) � � �) � �T �) � �� 2�) � �� Y�) � �� ��) � �� ��) � �� Š) � �� �) � �� � � B � � � �) �) &�) 1�) :�) � � �� � � � � \�) p�) B ~�) B 8 @
� � nL! ��) ��) ١) �)
�) &�) ?�) Y�) r�) ��) ��)
Ӣ) �) �)
$�) E�) a�) }�) ��) ��) У) �) �) �� �) �� /�) �� B�) g� U�) t�) y� ��) y� ��) � �W" w� ��) � Ԥ) L ��! {� eW" e� BX" w� � �) x� �) y� @ �W" y� H X" y� P &X" y� X WX" w� ` eX" w� p tX" y� � �X" y� � ��) w� �
�) y� � ,�) y� � M�) y� � n�) y� � ��) y� � ��) y� � ��) y� � �! y� � �) y� � �) y� � �) y� � ,�) y� � B�) w� " y� \�) y� �! �� i�) � {�) " w� "" y� ��) y� ��) y� &X" y� ( ��) y� 0 Ʀ) y� 8 Ѧ) � �) � ��! {� �) � � �) � 0�) ��! {� d" w� t" w� 0 �" w� @ �" w� P �" w� ` �" w� p G�) w� � _�) � u�) ��) x� �I" w� ��) w� 0 ��) � ŧ) � " �� �) y� ��! y� ��) � � �) � � %�) w� $
" w� -�) w� 8�) w� p" w� -
" w� � A�) � " �� � ]�) � x�) ��) w� ��) y� ��) y� è) � ި) � " �� ��) y� �) y� �) y� ��! y� ( �) � 0 � �) � ;�) �� \�) �� z�) � ��) ��) ܩ) ��) �) 9�) Z�) y�)
( [N �$ &� 8� P� @ �F' T� ` g �� � ��& ]� � �� 8 � nL! (� � G' (� [� B ��) �% I� Ķ A @ ��) � [" ��) @ ��) � |'
� �%" 2|' @ Ԫ) � �) � ��) �) @ %�) � 9�) � 5U' I�) @ ]�) � /[" � �e' �%" " @
� �
k�) � $ �� w�) H � ��) B @ ��) J � ��) M � ��) . ��) @ ū) 8 �
� �
� ��
� � 8
� ��
� 8 B
� 8
� �
� $� 8
�
� $� �
� �� ! ) � �) & �) ( @ �) * � 1�) , � C�) 0 \�) 2 @ t�) 2 � ��) 4 � ��) 6 ��) 8 @ �) : � �) < � �) > )�) 4 @ 8�) @ � Y�) B � o�) D
#
8 $� A %
� '
B �� 8 )
8 &� � +
. � / $ � -
8 %� � 1
+� 3
� 5
%� 7
�� 9
)� ;
&� =
� ?
8
� � A
'� C ��) <� B T� B ��! � U�" G � ��) �� E F @ ��) ǭ) խ) � ߭) � �) � ��) � � �)
K L . � /� �� E � � �� � � � � ?� �� � � b �! |�) ��) ��) ˮ) �) �) �) /�) A�) S�) m�) ��) ��) ��) ��) կ) �) d ��) �! y� &�) �� 1�) f Z�) v�) w� ��) w� ��) w� �$" w� 0 ��) w� @ ��) w� P ��) w� ` %" w� p (%" e� � �" y� � ��) y� � Ȱ) y� � װ) y� � �) y� � ��! y� � ��) h �) m#" @� x#" [� � 3�) j T�) m#" E� x#" [� � v�) l O� � =� � ձ) �) �) �) �) *�) J�) # F o�) � �) � ��) � ��) � 0 ��) � @ ��) � P Ų) � ` β) � p .�" � � ܲ) � � �) � � ��) � � �) � � �) � � �" � � *�) � � 8�) � G�) � V�) � e�) � 0 t�) � @ ��) � P ��) � ` ��) � p �" � � ��) � � ij) � � ӳ) � �
�" � � ܳ) � � �) � � �) � � �) � '�) � 6�) � E�) J � �� a�) t r�) ��) � ��) � �( � ��) � 0 ��) � @ Ӵ) � P �" � ` �) p � x ��) ��) � ��) � �( � �5 � 0 �5 � @ �5 � P �" � ` 6 � p �) � �� 2�) � C�) 0 � 8 R�) y @ v _�) � �� 2�) � C�) 0 � 8 R�) { @ w ~�) ��) B ��) ��) ( ��) 0
� 8 ɵ) �z | �! �� @ �)
� �) { W� �) �z .� �! 5^ (�) M�) � T�) � q� � d�) � 0 t�) � @ ��) � P ��) � ` ��) � p ��) � � �P! � �P! �
� � &" � { W� � ��) �z 5� � 5^ � ��) � [" � ��) � @ ��) � � |' � � �%" � 2|' � @ Ԫ) � � �) � � ��) � �) � @ %�) � � 9�) � � 5U' � I�) � @ ]�) � � /[" � � �e' � �%" � @ ) � � �|' � �
� � � � k�) � $ �� w�) � � ��) B @ ��) � � ��) M � ��) . ��) � @ ū) 8 @ �
� � � �
� � �� �
� � � 8 �
� � �� �
� � 8 B �
� � 8 �
� � � �
� � $� 8 �
� � �
� � $� � �
� � �� �
� �
� � � �) � ��) � x z ��) �� E � @ u ��) �) 4�) ]�) }�) ��) ķ) �) �) .� -� �� 5� /� N�) \�) g�) r�) }�) ��) ��) ��) � ��) Ÿ) ڸ) �)
�) �) 7�) R�) k�) ��) ��) ��) ̹) �) ��) �) � 3�) M�) n�) ��) ��) ��) к) �) ( � �� ��) W� �) � @ !�) � P 5�) � ` J�) � p [�) � � u�) � � ��) � � ��) � � ͖ � � �
� � ��) � � ��) � � ʻ) � � � �) B �) �) � � ' � T�) � ~�
� 0 d�) � @
�) � P ! � ` �) � p ��) � � � � � �< � � �P! � �P! � �( � � &�) � [�" � 3�) P�) d�) x�) ��) ��) � ��) @ Ƽ) \ � �� q�& � Լ) � �) � ��) � �) � 0 ��" � @ Ӄ" � P s�" ` ��" h ��" p ��" x ˄" � ل" � �" � �) � �) � 2�) � E�) � Y�) �
�" � m�) � ��) � ��) � �5 �� � ��) ��) ѽ) �) ��) �) B (�) 6�) ( 4�) 0 � 8 I�)
j�) z�) p ��) � ��) 8 ��) < Ӿ) = �) > ��) ? �) @ 6�) A T�) � �� k�) � � t�)
��) ��) ��) ܿ) ��) �) >�) d�) ��) ��) �) �) �) � )�) �� C�) O�) _�) � EI! � & m�) _�) � ��) ��) ��) _�) � ��) � �) _�) � �) B � � 0 �)
�) &�) E�) e�) ��) ��) ��) ��) @ �) � .�) Q�) _�) � j�) B v�) ��) ��) ��) _�) � ��) B �) �" � �� �) N�) c�) w�) ��) ��)
_�) � ��) ��) ��) � ( 7` � 0 � ��) _�) � ��) ��) ��) �) ( �5 0 �5 8 �) A�) R�) a�) }�) ��) ��) ��) � ��) ��) �) 3�) @ M�) � g�) 8 � �� ��) B ��) B @ ��) � ` ��) � p
�" � � �" � � �" � � ��" � � ��) � � ��) � � ��) � �) � �) � �) � %�) �5 �� 7�) � �5 � 0 J�) @ X�) H f�) P x�) X ��) ` ��) h ��) p \�" x �5 � � ��) 8 � �� ��) B ��) B @ ��) � ` ��) � p
�" � � �" � � �" � � ��" � � ��) � � ��) � � ��) � �) � �) � �) � ��) ��) �) *�) 7�) � �5 � 0 C�) @ Q�) H f�) P x�) X ��) ` ��) h ��) p \�" x �5 � � _�) 8 � �� ��) B ��) B @ ��) � ` ��) � p
�" � � �" � � �" � � ��" � � ��) � � ��) � � ��) � �) � �) � �) � ��) ��) �) *�) 7�) � �5 � 0 C�) @ Q�) H f�) P x�) X ��) ` ��) h ��) p \�" x �5 � � ��) % T � �� ��) B ��) B @ ��) � ` ��) � p
�" � � �" � � �" � � ��" � � ��) � � ��) � � ��) � �) � �) � �) � ��) ��) �) *�) 7�) � ��) � 0 C�) @ Q�) H f�) P ��) X ��) ` ��) h ��) p \�" x ��) B � ��) B � ��) B � �) B � �) B &�) � ��& � 0 �5 ^ @ =�)
� ��& B
�& B %�& B @ >�& B ` U�& B � l�& B � ��& B � ��& B � ��& B � � B U�) g�) ��) ��) ��) ��) @ $�) . � � �� ��) B ��) B @ ��) � ` ��) � p
�" � � �" � � �" � � ��" � � ��) � � ��) � � ��) � �) � �) � �) � ��) ��) �) *�) 7�) � ��) � 0 C�) @ Q�) H f�) P x�) X ��) ` ��) h ��) p \�" x ��) B � ��) B � ��) B � �) B � �) B &�) � ��& � 0 ��& B @
�& B ` %�& B � >�& B � U�& B � l�& B � ��& B ��& B ��& B @ � � ` B F�) _�) ~ ��) ~ ��) ��) �) 3�) e�) ��) ��) ��) �) 5�) � �� m�" B x�" B @ ��" B ` ��" B � ��" � � ��" � � -�" � � W�" � b�" � "�" � 1�" � �5 � �5 � ��" �� ��" �� �5 �� ?�" �� 6 � ` B � V�) T � �� ͍" ۍ" ( �" 0 �" 8 �" � @ �" � P ��" � ` &�" � p :�" B � L�" � [�" � j�" � z�" � ��" � ��" � ��" � ��" � N�" � [�" � \�$ � � i�) B ��" B ��" B @ ��" B ` я" B � �" B � ��" B � �" B � � �� �) % \ � �� ͍" ۍ" ( �$ 0 �" 8 �" � @ �" � P ��" � ` &�" � p :�" B � L�" � [�" � j�" � z�" � ��" � ��" � ��" � ��" � N�" � [�" � \�$ � � i�) B ��" B ��" B @ ��" B ` я" B � �" B � ��" B � �" B � ��$ B ��$ B Y�" B @ k�" B ` ��" B � ��" � � ��" � � � B � ��) 5 � � �� ͍" ۍ" ( �$ 0 �" 8 �" � @ �" � P ��" � ` &�" � p :�" B � *�$ B � C�$ B � N�" � [�" � \�$ � � l�$ B ��" B ��" B @ ��" B ` я" B � �" B � ��" B � �" B � ��$ B ��$ B Y�" B @ k�" B ` ��" B � ��" � � ��" � � ��" B � Ȑ" B � ܐ" B �" B ��" B @ �" B ` ��" B � ��" B � !�" B � 5�" B � N�" B ^�" B n�" B @ ~�" B ` ��" B � ��" B � ��" B � ��" B � ё" B �" B ��" B @ �" B ` � � � � � � � w � � v � @� � �� �� �� �� �� �� �� � � � � �� � � � � � � � � � � � �
l�
n�
� o� w� s� u� q� |� � �
��
��
��
��
��
��
��
��
��
9�) P�) [�) g�)
0( t�) ��) ��)
p�
��
��
(� �� �� �� �� �� ��) ��) ��) ��) @ 3�' ��) ��) ��) �)
�) �) ��" �) /�) B�) Q�)
`�) o�) ( ��) < ��) F ��) � ��) � $ B� ( j� , � � (� l� �� k� m�
o�
q�
s�
u�
w�
|�
��
�� g�) ��
? |�) ��
A � > B 7 ; 8 < 9 : ? �� �� �� @ �� =
� P ��' � ��' � @ յ' � � ��' � � ��' ��' 8 ��' W� @ ?�' ` S�' � h�' � |�' � ö' � Ӷ' �' �' @ ��) T ��) 8 ��) ��) @
�) V W� V� Y� �) �) 8�) O�) U W ��) �) #�) 3�) @ B�) ` Q�) h�) ��) ��) ^ X ��' � ��' � @ յ' � � ��' � � ��' ��' 8 ��' W� @ ?�' ` S�' � h�' � |�' � ö' � Ӷ' �' �' @ ��' ` H�' 8 � ��) a ^� X� [ ��) [ b x ��' � ��' � @ յ' � � ��' � � ��' ��' 8 g�' � @ n�' � � ��' W� � ?�' � S�' h�' |�' @ ö' ` Ӷ' � �' � �' � ��' � ��) 8 �' V� +�' @ 9�' ` G�' 8 � ��) h T� i
k� l c� �� �� h� i� b� f� `� �� d� 8 @
�� �) / � 2�) B @�) B U�) B @ k�) B ` |�) B � ��) B � ��) B � ��) B � ��) B ��) B ��) B @ ��) B ` �) B � $�) B � 7�) B � J�) B � ]�) B p�) B ��) B @ ��) B ` ��) B � ��) B � ��) B � ��) B � �) B �) B -�) B @ @�) B ` V�) B � l�) B � ��) B � ��) B � ��) B ��) B ��) B @ ��) B ` ��) B � �) B � �) B � 0�) B � C�) B V�) B i�) B @ |�) B ` ��) B � ��) B � ��) B �
{ ��) ��) ��) ��) �) 1�) I�) ( a�) 0 l�) 8
} x�) ��) B ��) B ��) B @ �) B ` 1�) B � I�) B � a�) B � l�) B �
��) ��) ��& ��) 0 $ � ��) � �w' x�
� � @
,y' �� �
� � �
��) � x�) � @ ��) � � ��) 8 �
��) 8 �
��) B �
�) !�) 8 0�) 8 ( =�) @ T�) ` h�) � � w�) � � ��) 8 � ��) � ��) 8 � ��) W � ��) ��) 8 @ ��) 8 H �) "�) � .�) � @ � | ~ � �
� � �
� � <" V� \� ;�) ( S�) _�) ]� � @
� � V� \� k�) S�) _�) ]� � @
� � q� [� � @ ��) � j:! � @ � � ��) ��) � ��) ��) � @ ��) � � � z ( � � � � p�) � $ B� � ��) �
� ��) P ; ! @ e ` � � � � � � � � 5! ��) � ��) � ��) � � � � , � �! ! � k @ ��) ��) ��) ��) ��) ��) ��) ��)
��) ��) ��) �) �� @ v� (� �) �
� �
� � %
� � 1
� �
� � =
� �
� �
� � \� )� �
�
�
� � �� �� � �� �� {�
� b�) y�) ��) ��) ��) ��) ��) ��) ��) ��) ��) �) 4�) E�) L�) T�) ]�) y�) ��) ��) � ! g �� &" � @ ��) � ��) �
� ��) ��) ��) �) �) ,y' 8 �% I� � � @ 2�) ; � B�) @ M�) � ` ]�) h�) � w�) � @ ��) � � ��) � � ��) � ��) � @ ��) � � ��) � � ��) � �) � @ �) � � 3�) � � G�) � i�) � @ w�) � � ��) � � ��) � ��) � @ uu( � � ��) � � ��) � ��) � @ �) � � �) � � 1�) � H�) � @ Y�) � � k�) � � v�) � ��) � @ ��) � � ��) � �
� � ��) ��& � � ! @ ��) ` ��) � ��) � �o( � �� 8 �
�
�� �
�� o �
�� 8 �
�� B �
�� �
�� 8 �
�� � �
�� � �
�� �
�� � 8 �
�� � � �
�� � �
�� B � � �
�� B � � �
�� �
�� 8 �
�� B B �
�� � � �
�� � B � �) �) � ȁ$ �� @ Y �) @ $ � %�) � � 0�) �) ȁ$ �� @ d Y�) @ $ � %�) � g�) �) ȁ$ �� @ j ��) @ $ � %�) � ��) �) ȁ$ �� @ y ��) @ $ � %�) � ��) �)
ȁ$ �� @ � �) @ $ � %�) � �) �)
ȁ$ �� @ � >�) @ $ � %�) � � Y�) k�) ��) ��) @ ��) ` ��) ~ ��) ��) ��) �) 0�) @ N�) k�) � ��) ��) � ��) ��)
�
� � �v' � �% I� � G @ ?�) I � �W K � �! F�) @ � ! � 8�! �� � t( �� t( �� @ O�) �� � W�) k�) ��) ��) ��) ��) 8 ��) 8 ��) 8 ��) 8
�) 8 �) 8 ( L�) 8 0 d�) 8 8 ��) ��) 8 ��) 8 ��) 9�) 5 � M�) ]� c�) ]� @ x�) /� � ��) /� � ��) 3� ��) ]� @ ��) # � ��) % � ��) '� ��) ' @ �) ) � 2�) 5� � C�) + �n' )� @ X�) ]� � p�) - � ��) / bV' 1 @ ��) '� � ��) 3 � ��) ]� ��) 5 @ 1�) 7 � ��) 7 � �) 7 �) 7 @ /�) 7 � �( 7 � ?�) 9 M�) 3� @ X�) ; � |�) = � ��) H� n�) '� @ ��) � � ��) �� � ��) 1 ��) ? @ ��) ? � ��) ? � ��) �
�u' � @
�u' � �
�) /� �
�) /� /�) /� @ ?�) A � [�) C � p�) + ��) l� @ ��) � � ��) E � ��) H�
8 x� � � "
8 x� � �� $
I� 8 &
8 x� |� (
� � m� x� *
8 x� � ,
x� E� .
;� 0
x� � �� 2
;� 8 4
;� 8 6
8 ;� 8
x� �� m� :
8 x� <
8 � � >
� o o @
;� x� m� B
x� � � 8 D
� F
� H
� J � Y�" x q3 O
M W� G�)
( p�) B ��) B ��) B @ ��) B ` ��) B � i�) B � @�) B � V�) B � l�) B ��) B Y�" � q3 S
Q W� P � ��' �� ʞ$ �� ��) U V H�) , �7 p�) B ��) B @ ��) B ` ��) B � ��) B � i�) B � @�) B � V�) B l�) B ��) B @ � | �$ �� ʞ$ "� \�) 0
�" "� �$ "� � �$ "� � �" "� � �$ "� � +�$ "� ` 6�$ �� @ @�$ �� � K�$ �� � Y�$ B c�$ B m�$ @ ��$ H ��$ P ��$ X ��$ ` ��$ h ; W� p
Z j�) w�) ] ȁ$ �� @ Z ��) � ��) ��) ��) � ��) ��) ^ � B \ [ X �) �) H�) | �$ �� ʞ$ "� 9�) G�) U�) c�)
L� q�) w�) O� ȁ$ �� @ f g ��) | �$ �� ʞ$ "� ��) ��) B |N' �� ��) H� 0
�" �� �$ �� �$ �� �" �� 3�" �� ;�" �� @�$ �� K�$ n F�$ ��$ ��$ ��$ m�$ ; �� ( Y�$ B @ c�$ B ` l ��) m
o �) w�) r ȁ$ �� @ o H�" Z ~ Y�" � q3 v
t s p q ��) | �$ �� ʞ$ "� �) ��
z �) w�) } ȁ$ �� @ z { | ��) | �$ �� ʞ$ "� ��) J�
� �) w�) � ȁ$ �� @ � � � W& V� ��$ ��$ Ϙ$ W� ��$ � �$ � � �$ � p ��' � �$ � � ʞ$ �� � ��) � � � � -�) B 3�) B ;�) b � � B -�) | �$ �� ʞ$ "� ]�) ��) B |N' ��
#� q�) $� ��) '� ��) w�) � ȁ$ �� @ � ��) w�) � ȁ$ �� @ � � � � �) P ��) @ �) � �) B �) B "�) � � � @ �) B � � � @ �) � �( � "�) � �� 8 ud# �) 8 #�) 8 �) m� 6�) � @ �) 8 � �) m� �o( � @ �) m� �r" >� ] @ E�)
j�) � ��) � ��) � ��) � �) � ��) � �) � .�) � N�) � i�) � ��) � ��) � ��) � �) �) �) 3�) S�) }�) ��) ��) �) �) /�) N�)
r�) ��) ��)
�) �) �) &�) �7 � � � � D�) � $ � ^m' � � � W& 0� � � �
s� y�) ��) B ��) B ��) B @ ��) B ` �) , �) B �) B -�) B @ _�) B ` ��) B � �) B � �) B � �) B �
�) B !�) B 7�) B @
� O�) _�) y�) 7�) ��) ��) ��) ( ��) 0 �) 8 �) @
�) H !�) P �) X �) B ` �) B � *�) B �
� ?�) < _�) B y�) B 7�) B @ ��) B ` ��) B � ��) B � ��) B � �) B � �) B
�) B !�) B @ �) B ` �) B � �) B � *�) B �
� N�) 0 $ �� � � � ?�) � �W � @ � � � X�) o�) ��) ��)
� � � � l� � �
w� �) � �) B !�) B ��& B ��& B $�) B *�) B -�) B 8�) B @�) � �� � S�) j�) ��) ��) �) �) * , * ? * ] * { * � * � * � * ��) B �>" B �>" B @ � * B ` � * B � �>" B � �>" B �
� � * � � * '* <* Q* b* s* ( �* 0 �* 8 �* @ �* H �* P * X $* ` G* h j* p �* x �* � �* � �* � * � ,* � G* � b* � }* � �* � �* � �* � �* � �* � * � * � -* � @* R* e* r* �* �* ( �* 0 �* 8 �* @ �* H �* P
* X * ` /* h =* p R* x i* � ~* � �* � �* � �* � �* � �* � �* � * � * � &* � ;* � N* � a* � t* � �* � �* �* �* �* �* �* ( * 0 &* 8 :* @ L* H U* P ^* X h* ` ~* h �* p �* x �* � �* � �* � * � * � +* � C* � S* � a* � q* � * � �* � �* � �* � �* � �* � * 6 * U * t * � * � * ( � * 0 � * 8 � * @ � * H
* P
* X 4
* ` H
* h \
* p n
* x �
* � �
* � �
* � �
* � �
* � �
* � �
* � �
* � * � * � ' * � < * � J * � Y * � i * � v * � � *
� � * � * B '* B <* B @ Q* B ` b* B � s* B � �* B � �* B � �* B �* B �* B @ * B ` $* B � G* B � j* B � �* B � �* B �* B �* B @ * B ` ,* B � G* B � b* B � }* B � �* B �* B �* B @ �* B ` �* B � * B � * B � -* B � @* B R* B e* B @ r* B ` �* B � �* B � �* B � �* B � �* B �* B �* B @
* B ` * B � /* B � =* B � R* B � i* B ~* B �* B @ �* B ` �* B � �* B � �* B � �* B � * B * B &* B @ ;* B ` N* B � a* B � t* B � �* B � �* B �* B �* B @ �* B ` �* B � �* B � * B � &* B � :* B L* B U* B @ ^* B ` h* B � ~* B � �* B � �* B � �* B
�* B
�* B @
* B `
* B �
+* B �
C* B �
S* B �
a* B q* B * B @ �* B ` �* B � �* B � �* B � �* B � * B 6 * B U * B @ t * B ` � * B � � * B � � * B � � * B � � * B
� * B
* B @
* B `
4
* B �
H
* B �
n
* B �
�
* B �
\
* B �
* B �
* B @ �
* B ` �
* B � �
* B � �
* B � �
* B � * B * B ' * B @ < * B ` J * B � Y * B � i * B � v * B � � * B
� � * = � � * B � * B � * B @ � * B ` * B � * B � * * B � 9 * B � H * B W * B f * B @ u * B ` � * B � � * B � � * B � � * B � � * B � * B
* B @ "
* B ` 9
* B � F
* B � S
* B � `
* B � l
* B }
* B �
* B @ �
* B ` �
* B � U* B � L* B � �
* B � �
* B � * B �
* B @ �
* B ` �
* B � * B � * B � ;* B � X* B u* B �* B @ �* B ` �* B � �* B � �* B � �* B � * B * B '* B @ 5* B ` C* B � M* B � X* B � d* B � w* B �* B �* B @ �* B ` �* B �
� �* H $ �� � � � �* � � �$ � � � � �* 2 �
� �
� � � � � ( ( � }� V5 � @ 6 � � � B � �* � � �A � �* �
�� � ��& �& �& .�& �* �* b � � 4�) � * ����%* 6* H* X* d* u* �* �* �* �* �* �* �* �* * ;* � E* ����W* g* x* �* �*
�� �* �* B �* B �* B @
� * '* B
� 6* " � P* B f* B |* B @ �* B ` �* B � �* B � �* B � �* B � �* B * B * B @ 5* B ` A* B � P* B � Z* B � g* B � }* B �* B �* B @ �* B ` �* B � �* B � �* B � �* B � * B * B * B @ ,* B ` �
* B � �
* B � >* B � T* B � l* B �* B
� �* ` $ �� �* � @ �* � � �* � �
� � � � �* �� � �n � LI! � � � � c � � � � d* �* �* �* �* �* * ! � (* B 4* B A* B @ N* B ` [* B � f* B � q* B � |* B � �* B �* B �* B @ �* B ` �* B � �* B � * B � * B � 2* B T* B s* B @ �* B ` �* B � �* B � �* B � * B � )* B D* B ]* B @ w* B ` �* B � �* B � �* B � �* B � �* B
�* G G (* A* N* [* f* q* ( �* 0 * 8 * @ -* H B* P W* X l* ` �* h �* p �* x �* � �* � �* � �* � �* � * � * � %* � 6* � M* � ]* � r* � �* � �* � �* � �* � �* �* s* T* �* 2* ( * 0
* 8 & * @ G * H X * P g * X ~ * ` � * h � * p � * x � * � * � , * � H * � ` * � � * � � * � � * � � * � * � : * � R * � a * � t * � � * � � * � � * �.
� * � * * * ( * 0
* G (* B A* B N* B @ [* B ` f* B � q* B � �* B � * B � * B -* B B* B @ W* B ` l* B � �* B � �* B � �* B � �* B �* B �* B @ �* B ` �* B � * B � * B � %* B � 6* B M* B ]* B @ r* B ` �* B � �* B � �* B � �* B � �* B �* B s* B @ T* B ` �* B � 2* B � * B �
* B � & * B G * B X * B @ g * B ` ~ * B � � * B � � * B � � * B � � * B * B , * B @ H * B ` ` * B � � * B � � * B � � * B � � * B * B : * B @ R * B ` a * B � t * B � � * B � � * B � � * B �.
B � * B @ � * B ` * B � * B � * B �
1 * B * _ * ( $ .� �
@ ?�) � �W � �! m * v� y * � * @ � * ` � * h � * p � * x � * � � * �
� * * * * & * 0 * = * N * _ * l * y *
@!* �Q! B R! B U!* B @ d!* B ` � �
w!* K' B K' B ,K' B @ \K' B `
� �!*
0 � |� �!* B @ �!* B ` �!* B � �!* B �
"* B � 2"* B � Z"* B }"* B �% I� @ �"* @ �"* B �"* B �"* B @ �!* B ` �!* B � #* B � #* B � ##* B � :#* B Q#* B u#* B @ �#* B ` �#* B � �% I� � �#*
�#* �#* $* "$* D$* X$* ( d$* 0 r$* 8 �$* @ �$* H
�$*
( �#* B �#* B $* B @ "$* B ` D$* B � X$* B � d$* B � r$* B � �$* B �$* B
�$* T �$* B �$* B �$* B @ �$* �� ` �$* �� �$* �� �
%* $ !� � " � \� # %* $ @ Ķ |� � '%* % � 4%* B E%* % @ T%* B � g%* % � u%* B �%* % @ �%* B � �%* B � �"* B � �%* �%* �%* �%* �%* &* @ &* ` '&* p
& '
( '
* ! % ' ,�
4 ,�
6 ,� $
8 ,� B
: ,� c
< ,� �
> ,� �
@ ,� �
B ,� �
D ,�
F
� �&* ^ ^ �&* �&* �&* �&* �&*
'* ( '* 0 2'* 8 H'* @ `'* H y'* P �'* X �'* ` �'* h �'* p �'* x �'* � �'* � (* � (* � )(* � 9(* � I(* � Y(* � i(* � y(* � �(* � �(* � �(* � �(* � �(* � �(* � �(* )* )* .)* J)* b)* ( �)* 0 �)* 8 �)* @ �)* H
** P 0** X U** ` |** h �** p �** x �** � �** � +* � (+* � 1+* � A+* � M+* � _+* � q+* � �+* � �+* � �+* � �+* � �+* � �+* � �+* � ,* !,* 8,* S,* k,* �,* ( �,* 0 �,* 8 �,* @ �,* H �,* P �,* X -* ` -* h -* p 5-* x K-* � _-* � t-* � �-* � �-* � �-* � �-* � �-* � �-* � �-* � .* � (.* � B.* � [.* �
I d.* ^ x �&* B �&* B �&* B @ �&* B ` �&* B �
'* B � '* B � 2'* B � H'* B `'* B y'* B @ �'* B ` �'* B � �'* B � �'* B � �'* B � �'* B �'* B (* B @ (* B ` )(* B � 9(* B � I(* B � Y(* B � i(* B y(* B �(* B @ �(* B ` �(* B � �(* B � �(* B � �(* B � �(* B )* B )* B @ .)* B ` J)* B � b)* B � �)* B � �)* B � �)* B �)* B
** B @ 0** B ` U** B � |** B � �** B � �** B � �** B �** B +* B @ (+* B ` 1+* B � A+* B � M+* B � _+* B � q+* B �+* B �+* B @ �+* B ` �+* B � �+* B � �+* B � �+* B � ,* B !,* B 8,* B @ S,* B ` k,* B � �,* B � �,* B � �,* B � �,* B �,* B �,* B @ �,* B ` -* B � -* B � -* B � 5-* B � K-* B
_-* B
t-* B @
�-* B `
�-* B �
�-* B �
�-* B �
�-* B �
�-* B �-* B .* B @ (.* B ` B.* B � [.* B �
K w.* < � �.* B �.* B �.* B @ �.* B ` �.* B � �.* B � /* B � /* B � */* B =/* B P/* B @ c/* B ` v/* B � �/* B � �/* B � �/* B � �/* B �/* B �/* B @ 0* B ` +0* B � D0* B � ]0* B � v0* B � �0* B �0* B �0* B @ �0* B ` �** B � �0* B � 1* B � 1* B � ,1* B ;1* B S1* B @ e1* B ` |1* B � �1* B � (+* B � �1* B � �1* B �1* B �1* B @ �1* B ` 2* B � 2* B � 82* B � J2* B � ^2* B r2* B �2* B @ �2* B ` �2* B � �2* B � �2* B � �2* B � 3* B "3* B 13* B @ <3* B `
M P3* �y B b3* B k3* |3* B �3* B �3* O @ �3* O � �3* �3* �3* �3* 4* ,4* G4* d4* xK $ 9� � S �Y r4* T �Y |4* U Z �"' � @Z �"' � �Z �"' � �Z �"' � [ �4* @[ �4* `[ �4* �[ �4* 8 �[ N J L �4* �4* 5* &5* @5* `5* �5* �5* �5* �5* �5* 6* 66* S6* r6* �6* �6* �6* �6* 7* /7* >7* ]7* �7* �7* �7* �7* �
\ R H P
� 8* * * ,8* ?8* T8* d8* w8* �8* ( �8* 0 �8* 8 �8* @ �8* H 9* P 9* X 69* ` I9* h W9* p e9* x s9* � �9* � �9* � �9* � �9* � :* � #:* � 3:* � C:* � S:* � j:* � �:* � �:* � �:* � �:* � �:* � �:* ;* ;* *;* <;* N;* ( `;* 0 s;* 8 �;* @ �;* H
b �;* * � ,8* B ?8* B T8* B @ d8* B ` w8* B � �8* B � �8* B � �8* B � �8* B �8* B 9* B @ 9* B ` 69* B � I9* B � W9* B � e9* B � s9* B �9* B �9* B @ �9* B ` �9* B � :* B � #:* B � 3:* B � C:* B S:* B j:* B @ �:* B ` �:* B � �:* B � �:* B � �:* B � �:* B ;* B ;* B @ *;* B ` <;* B � N;* B � `;* B � s;* B � �;* B �;* B
d �;* 8 �;* B �;* B <* B @ <* B ` )<* B � @<* B � W<* B � {<* B � �<* B �<* B �<* B @ �<* B ` =* B � "=* B �
f 8=* `K $ � � i @Z C=* j �Z M=* k �Z g c e h a
�� =* �=* �=* �=* �=* �=* �=* ( >* 0 >* 8 (>* @ >>* H S>* P q>* X �>* ` �>* h �>* p �>* x �>* � ?* � ?* �
o 0?* L �=* B �=* B �=* B @ �=* B ` �=* B � �=* B � >* B � >* B � (>* B >>* B S>* B @ q>* B ` �>* B � �>* B � �>* B � �>* B � �>* B ?* B ?* B @
q >?* \ Q?* B [?* B �* B @ �* B ` �* B � g?* B � y?* B � P* B � f* B |* B �* B @ �* B ` �?* B � �?* B � �?* B � �?* B � �?* B �* B * B @ * B ` �?* B � @* B � @* B �
s '@* H $ 9� � v � 0@* w � ;@* x t p r
� 6�& F�& #�& E@* Q@* ] EE( Y@* b@* ��& m@* b y $�# � ! � ! �@* � g�& �@* �@* �@* b { $�# � ]�& 8� � �@* b } $�# � b� � �@* b � >� u n JA* # # XA* pA* �A* �A* �A* �A* ( �A* 0 �A* 8 B* @ *B* H HB* P fB* X �B* ` �B* h (>* p >* x �B* � �B* � C* � $C* � AC* � _C* � }C* � �C* � �C* � �C* � �C* � �C* � D* � D* � =D* � _D* � �D* �D* �D*
� �D* # � XA* B pA* B �A* B @ �A* B ` �A* B � �A* B � �A* B � �A* B � B* B *B* B HB* B @ fB* B ` �B* B � �B* B � (>* B � >* B � �B* B �B* B C* B @ $C* B ` AC* B � _C* B � }C* B � �C* B � �C* B �C* B �C* B @ �C* B ` D* B � D* B � =D* B � _D* B � �D* B �D* B �D* B @
� �D* h �D* B �D* B E* B @ %E* B ` :E* B � �A* B � �A* B � B* B � RE* B wE* B �E* B @ �E* B ` �E* B � �E* B � F* B � %F* B � FF* B gF* B �F* B @ �F* B ` �F* B � �F* B � �* B � �* B � P* B �F* B
� �F* 0 $ �� � � � �F* � G* � @ � � � �� � ) �% I� 2� @ � � � )G* H 3G* � KG* � @ �4' � � �4' � � eG* � �4' � @ �4' � � �4' � � zG* �
� � �G* �G* �G* �G* �G* H* 1H* �A � ## � �� � 0
q� a� b� �
q� r� �
q� �
q� �� � �� � �
q� � � �
q� m� �
q� � �
q� f� �
� q� � EH* & & SH* fH* pH* �H* �H* �H* ( �H* 0 �H* 8 �H* @ �H* H �H* P I* X I* ` *I* h ;I* p JI* x WI* � eI* � �I* � �I* � �I* � �I* � �I* � �I* � J* � J* � .J* � )* � DJ* � YJ* � hJ* � }J* � �J* �J* �J* �J* �J* �J* (
� K* & � SH* B fH* B pH* B @ �H* B ` �H* B � �H* B � �H* B � �H* B � �H* B �H* B �H* B @ I* B ` I* B � *I* B � ;I* B � JI* B � WI* B eI* B �I* B @ �I* B ` �I* B � �I* B � �I* B � �I* B � J* B J* B .J* B @ )* B ` DJ* B � YJ* B � hJ* B � }J* B � �J* B �J* B �J* B @ �J* B ` �J* B � �J* B �
� K* T "K* B -K* B 9K* B @ FK* B ` SK* B � ^K* B � iK* B � rK* B � �K* B �* B �K* B @ �K* B ` �K* B � �K* B � 82* B � DJ* B � YJ* B �K* B �J* B @ �J* B ` L* B �
� L* 0 $ � � � � L* � )L* � @ � � � � :L* OL* gL* �L* �L* �L* �L* M* @ 6M* P ]M* ` �M* � �M* � �M* ' � [N � � B @ �� ` �6 B � � A � �M*
N* $N* CN* cN* �N* �N* �N* �N* O* @ 2O* � PO* + � �6 B � A @ kO* wO* �O* �O* �O* �O* �O* P* !P* 6P* TP* rP* �P* �P* 0 ) 0 2� B �� P� @ �% I� � �� B � �P* B � �P* 8 � � @
Q* 'Q* ?Q* XQ* yQ* �Q* �Q* �" � � B �6 B @ � A � �Q* � �Q* ����R* ?R* mR* �R* �R* �R* S* CS* vS* �S* �S* ( � � 6\ � @ + � � �S* B � b � � B T* 0 2� B �� P� @ �% I� � � � � �� B �P* B �P* 8 @ T*
h !T* � �� � @ 3T* � � d� � � BT* � YT* � @ oT* � � �T* � � �T* � � � @ �T* � � �T* � � �T* �
� �
8 �� B �
� � � �
8 � �
� � �
� � � �
� � � �
� B A A � �
�� � A �
8 � P� �
8 � � 8 � �
� � �T*
( �* B �T* B �T* B @ U* B ` U* B � �* B � ,U* B � :U* B � FU* B RU* B
� aU* � tU* �U* !T* � �� � @ � �U* ` �U* B �U* B �U* B @ �U* B ` �U* B � V* B � %V* B � BV* B � QV* B ^V* B �T* B @ hV* B ` �V* B � �V* B � �V* B � �V* B � �V* B �V* B �V* B @
W* B ` $W* B � 9W* B � NW* B � aW* B �
� qW* �U* �U* �U* �U* �U* V* ( %V* 0 BV* 8 QV* @ ^V* H �T* P hV* X �V* ` �V* h �V* p �V* x �V* � �V* � �V* �
W* � $W* � 9W* � NW* � aW* �
� $@( B �W* B �W* B @ �W* B ` �W* B � �W* B � �W* B � �W* B � X* p $ � � � � x� � � V � g � @ X* B @ � � �
B �� B � � z� 8 ) P �� P� �X* B @ �X* B ` �X* B � �X* B � �X* B � �X* B � �$ B Y* B Y* B @ ǣ B ` �% I� � � � � ?�) � �W � @ C ) �� P� �% I� @ !Y* B � �z B � -Y* * * ;Y* NY* eY* Y* �Y* �Y* ( �Y* 0 �Y* 8
Z* @ 'Z* H AZ* P XZ* X kZ* ` }Z* h �Z* p �Z* x �Z* � �Z* � �Z* � �Z* � [* � )[* � C[* � U[* � g[* � v[* � �[* � �[* � �[* � �[* � �[* � �[* � �[* �[* �[* \* \* 2\* ( P\* 0 j\* 8 �\* @ �\* H
� �\* * � ;Y* B NY* B eY* B @ Y* B ` �Y* B � �Y* B � �Y* B � �Y* B �
Z* B 'Z* B AZ* B @ XZ* B ` kZ* B � }Z* B � �Z* B � �Z* B � �Z* B �Z* B �Z* B @ �Z* B ` [* B � )[* B � C[* B � U[* B � g[* B v[* B �[* B @ �[* B ` �[* B � �[* B � �[* B � �[* B � �[* B �[* B �[* B @ \* B ` \* B � 2\* B � P\* B � j\* B � �\* B �\* B
� �\* 8 �\* B �\* B �\* B @ �\* B ` �\* B � v[* B � �\* B � ]* B � $]* B 8]* B �[* B @ \* B ` L]* B � ]]* B �
� � � �
F� p]*
� ~]* �����]* �]* �]* �]* �]* �]* ^* ^* 2^* H^* \^* n^*
� �^* �^* �^* �^* _* $_* A_* a_* ~_* �_* �_* �_* `* =`* _`* }`* �`*
�`* �`* a*
8a* Sa* xa* �a* �a* @ �a* P b* ` Mb* � qb* � �b* � �b* �b* �b* � �b* c*
(c* 2 =c* d Yc* {c* [N + � @ �6 B ` � A �
� �c* 2 �c*
�c* � �c* d* "d* >d* Sd* id* �d* �d* �d* j ) �% I� � @ �d* @ f' 1f' @ �d* � <f' � Jf' �d* @ e* � �f' " �
8 �� R� E�
�� 8 8
�� H�
�� �
��
�� � �
�� � �
�� ! �� � Ce* Ue* oe* �e* �e* �e* �e* �e* f* $f* =f* Uf*
�� & �f* �f* �f* �f* �f* �f* �f* ( g* 0 'g* 8 1g* @ Hg* H ]g* P kg* X �g* ` �g* h �g* p
( �g* < �f* B �f* B �f* B @ �f* B ` �f* B � �f* B � g* B � 'g* B � 1g* B Hg* B ]g* B @ kg* B ` �g* B � �g* B � �g* B �
* �g* h* B h* B ��( B @ ��( B ` ��( B � �g* B � h* B � �F* B �
, +h* H $ �� � / � V 0 � x� 1 - ) + . � � Fh*
[h* zh* �h* �h* �h* i* 4i* ei* �i* �i* �h' �i* �i* s ) �% I� � ; @ �i* ?' *� /E( +� $E( &� @ G�& $� ` �L( � j* @ j* > �h' @ @ �h' C � �h' E � $j* G i' I @ 4j* K � $i' M �
9 :
�� = Y <
�� 8 8 ?
8 �� R� B 8 A
�� D
�� �� F
�� B H
�� � G � J
�� B L �� � � � Zj* fj* wj* �j* �j* �j* �j* �j* k* k* 5k* Lk*
ek*
�k* �k* �k*
�k*
�k* l* )l* Bl* [l* tl* �l* �l* �l* �l* �l* �l* m* *m* >m* �
! x �% I� �M � @ Wm* � � _m*
� hm* � um* �����m* �m* �m* �m* �m* �m* �m* �m* n* n* (n*
� 1n* ����Bn* Mn* Xn* cn* nn* yn* �n* �n* �n* �n* � �n* �����n* �n* �n* �n* o* !o* /o* =o* � Fo* ����Wo* no* �o* �o* �o* �o* �o* �o* � �o* ����p* (p* Tp* xp* �p* �p* �p* �p* � q* ���� q* 4q* Jq* `q* vq* �q* �q* �q* �q* �q* �q* r* )r* Lr* ' � \r* 8 pr* 8 ( �r* �r* B �r* B �r* �r* 8 �r* X �r* Y @ s* s* <s* as* �s* ' ^ wO' B �� [ LI! \ �s* ] �s* _ �s* ' Z �� `
a �* � g 6 � @ � B ` �A � � =! 8 � �% I� �
c �s* 8 �� j l @ � o � �s* q � C# t �
v @ J' x �
e f
i � h
8 � � k
� n � d m
� n B p
� � s b r
� � � u
� w �s* �s* } �s* @
y
8 B B | � � {
8 � B � ~ t* � � z t* H $t* � 2t* � @ ?t* � � Ht* � � Tt* � `t* � @ pt* � � �t* � � �t* �
�
� I� � B � �
� I� � B � �
� I� � B � �
� G� �
� B � �t* ( �t* �� � � � G�
S �t* 0 �t* B �t* B �t* B @ u* B ` u* B � u* B � u* B � u* B � 'u* B 0u* B 6u* B @ =u* B `
� x� B Q� B � B @ � B ` Eu* @ $ c _� � Mu* 8 � � � � � � � � P� E� \ � ] }�
� � [u* 8 ( � iu* B � tu* B �
� �u* �u* B �u* B �u* B @ �u* B `
� �* X $ � � � ?�) � @ �W � � � � �u* < ( � �u* B � v* B �
v* B �
� v*
( ;Y* B ,v* B Kv* B @ hv* B ` v* B � �v* B � �v* B � �v* B � �v* B �v* B
� �* X $ � � � ?�) � @ �W � � � � �v* 4 ( � � B �
� �v* w* B w* B
� �* X $ � � � ?�) � @ �W � � � � w* # � .w* ����Dw* Tw* dw* tw* �w* �w* �w* �w* �w* �w* �w*
�w* x* x*
(x* 9x* Jx* [x* lx* }x* �x* �x* �x* �x* �x* �x* �x* y* y* 'y* 8y* Iy* ]y* oy* �
� �
� �
� �
� �
� �
� �
� �
� �
� �
� �
� �
� �
� ��) | h �y* �� �y* B � �y* B � �y* �� �y* �� � �y* B � �y* �� � �$* �� ` z* �� �* B � �* B �* B �* B @ z* B ` +z* B � Fz* B � ]z* B � vz* B � �z* B �z* B �z* B @ �z* B ` �z* B � �z* B � {* B � {* B � ){* B ;{* B M{* B @ _{* B ` q{* B � �{* B � �{* B � �{* B � �{* B �{* B �{* B @ �{* B ` |* B � |* B � -|* B � ?|* B � Q|* B c|* B u|* B @ �|* B ` �|* B � �|* B � �|* B � �|* B � �|* B
�|* B
}* B @
}* B `
.}* B �
A}* B �
T}* B �
L]* B �
g}* B ~}* B �}* B @ \* B ` �}* B � �}* B � �}* B � �}* B � �}* B ~* B %~* B @ >~* B ` W~* B � n~* B � �~* B � �~* B � �~* B
�~* B
�~* B @
�~* B `
�~* B �
* B �
* B �
(* B �
9* B G* B U* B @ c* B ` q* B � * B � �* B � �* B � �* B �* B �* B @ 8�* B ` ]�* B � ��* B � ��* B � Ԁ* B � ��* B "�* B A�* B @ a�* B ` u�* B � ��* B � ��* B � ��* B � ҁ* B �* B ��* B @ �* B ` �* B � �* B � 9�* B � L�* B � Y�* B q�* B ��* B @ ��* B ` ��* B � * B � Ղ* B � �* B � ��* B �* B �) � � !�* 3�* F�* `�* |�* ��* ( ��* 0 ̃* 8 �* @ ��* H �* P �* X �$* ` '�* h 9�* p R�* x h�* � ��* � ��* � ��* � ̈́* � �* � ��* � �* � .�* � ;�* � I�* � W�* � e�* � x�* � ��* � ��* � ��* ��* ƅ* Յ* �* � * ( � * 0 �* 8 * @ * H * P ��* X �* ` *�* h 8�* p N�* x a�* � w�* � ��* � ��* � ��* � Ɇ* � ܆* � �* � �* � �* � .�* � D�* � W�* � m�* � ��* � ��* � ��* ��* ҇* �* ��* �* ( (�* 0 ?�* 8 S�* @ j�* H ~�* P ��* X ��* ` ��* h Ԉ* p �* x ��* � �* � *�* � C�* � \�* � u�* � ��* � ��* � ��* � ى* � �* � �* � $�* � >�* � X�* � r�* � ��* ��* ��* ڊ* �* �* ( !�* 0 1�* 8 G�* @ Y�* H k�* P }�* X ��* ` ��* h Ë* p ۋ* x �* � �* � �* � +�* � 7�* � H�* � d�* � y�* � ��* � ��* � ��* � j\* � �* � �* � �* � �* � 1�* B�* \�* u�* ��* ��* ( ��* 0 ֍* 8 �* @ �* H �* P 6�* X N�* ` f�* h ~�* p ��* x ��* � Ȏ* � ݎ* � �* � �* � �* � 1�* � N�* � k�* � ��* � ��* � * � ُ* � �* � �* � �* � 8�* R�* l�* ��* ��* ��* ( ѐ* 0 �* 8 �* @ �* H ,�* P @�* X W�* ` k�* h ��* p ��* x ��* � ʑ* � �* � ��* � �) � � !�* B 3�* B F�* B @ `�* B ` |�* B � ��* B � ��* B � ̃* B � �* B ��* B �* B @ �* B ` �$* B � '�* B � 9�* B � R�* B � h�* B ��* B ��* B @ ��* B ` ̈́* B � �* B � ��* B � �* B � .�* B ;�* B I�* B @ W�* B ` e�* B � x�* B � ��* B � ��* B � ��* B ��* B ƅ* B @ Յ* B ` �* B � � * B � � * B � �* B � * B * B * B @ ��* B ` �* B � *�* B � 8�* B � N�* B � a�* B w�* B ��* B @ ��* B ` ��* B � Ɇ* B � ܆* B � �* B � �* B �* B .�* B @ D�* B ` W�* B � m�* B � ��* B � ��* B � ��* B ��* B ҇* B @ �* B ` ��* B � �* B � (�* B � ?�* B � S�* B j�* B ~�* B @ ��* B ` ��* B � ��* B � Ԉ* B � �* B � ��* B
�* B
*�* B @
C�* B `
\�* B �
u�* B �
��* B �
��* B �
��* B ى* B �* B @ �* B ` $�* B � >�* B � X�* B � r�* B � ��* B ��* B ��* B @ ڊ* B ` �* B � �* B � !�* B � 1�* B � G�* B
Y�* B
k�* B @
}�* B `
��* B �
��* B �
Ë* B �
ۋ* B �
�* B �* B �* B @ +�* B ` 7�* B � H�* B � d�* B � y�* B � ��* B ��* B ��* B @ j\* B ` �* B � �* B � �* B � �* B � 1�* B B�* B \�* B @ u�* B ` ��* B � ��* B � ��* B � ֍* B � �* B �* B �* B @ 6�* B ` N�* B � f�* B � ~�* B � ��* B � ��* B Ȏ* B ݎ* B @ �* B ` �* B � �* B � 1�* B � N�* B � k�* B ��* B ��* B @ * B ` ُ* B � �* B � �* B � �* B � 8�* B R�* B l�* B @ ��* B ` ��* B � ��* B � ѐ* B � �* B � �* B �* B ,�* B @ @�* B ` W�* B � k�* B � ��* B � ��* B � ��* B ʑ* B �* B @ ��* B ` �* !�* 8�* M�* v�* ��* B �� B
� �
� ��*
��* �* �* -�* U�* {�* ��* Γ* ��* %�*
L�* w�* ��*
ɔ* �* ��* �* '�*
%� ?�* h �$ &� g �� ��) ;� @ ��) 9� � ��& >� � L�* 0 �( � �`' � @ �r' �� � Z�* � � s�* � }`' � @
� �� B� �
� B� �
R� �� �� �
R� �� �� � �
R� �� � � ��* h �b � ��* H� � ��* H� � ��* H� s' �� @ ӕ* � � �* H� � ��* H�
�
� � B � �
! �* �� B
� �
� 5� � [� 9� �� � � u�* �� B
� �
� ��* k � ��* B ��* B Ŗ* B @ Ӗ* B ` �* B � ��* B � �* B � '�* B � =�* B Q�* B o�* B @ ��* B ` ��* B � ��* B � �* B � ��* B � �* B /( B ,/( B @ 9�* B ` _�* B � ��* B � ��* B � ͘* B � ��* B K/( B q/( B @ �* B ` F�* B � i�* B � ��* B � ��* B � �* B �* B $�* B @ >�* B ` U�* B � q�* B � ��* B � ��* B � Қ* B �.( B ��* B @ �* B ` %�* B � >�* B � Q�* B � h�* B � ��* B ��* B ��* B @ ��* B ` ��* B � Л* B � �* B � ��* B � �* B �* B 3�* B @ D�* B ` U�* B � f�* B � w�* B � ��* B � ��* B ��* B Ɯ* B @ ڜ* B ` �* B � ��* B � �* B � !�* B � 2�* B A�* B U�* B @ i�* B ` }�* B � ��* B � ��* B � ��* B � ˝* B
�* B
�* B @
G�* B `
q�* B �
��* B �
��* B �
�* B �
%�* B ;�* B c�* B @ ��* B ` ��* B � ӟ* B � ��* B � �* B � =�* B ^�* B m�* B @ eI* B ` �I* B � }�* B � ��* B � ��* B � ��* B
��* B
ʠ* B @
ؠ* � � �* �* �* �* x�* )�* ( ?�* 0 T�* 8 b�* @ l�* H v�* P ��* X ��* ` ��* h ��* p ��* x ġ* � ϡ* � ܡ* � �* � �* � ��* � �* � �* � �* � 2�* � D�* � e�* � ��* � ��* � ��* � ��* � Т* �* ��*
�* !�* 6�* ( K�* 0 `�* 8 v�* @ ��* H ��* P ��* X ϣ* ` �* h ��* p �* x 2�* � Q�* � k�* � ��* � ��* � Τ* � �* � �* � &�* � G�* � c�* � ��* � ��* � ̥* � �* � �* � �* 6�* S�* r�* ��* ��* ( ݦ* 0 �* 8 �* @ �* H 5�* P N�* X i�* ` ��* h ��* p ��* x ا* � �* � �* � )�* � E�* � W�* � i�* � z�* � ��* � ��* � ��* � ƨ* � Ѩ* � �* � �* � �* � �* $�* 1�* G�* T�* e�* ( w�* 0 ��* 8 ��* @ ��* H ��* P ة* X �* ` �( h ��* p
�* x #�* � 6�* � E�* � U�* � i�* � ��* � ~�* � ��* � �' � ��* � 0�' � ֪* � �* � �* � 0�* � K�* � f�* x�* ��* �' ��* �' ( Ы* 0 �* 8 ��* @ �* H �* P -�* X E�* ` U�* h f�* p ��* x ��* � ̬* � �* � �* � <�* � `�* � ��* � ��* � W�* � e�* � ��* � �* � Ԁ* � ��* �
�* � 0�* � S�* w�* "�* A�* ��* ;�* ( c�* 0 h�* 8 ��* @ ��* H ��* P ̈́* X �* ` ��* h �* p .�* x ��* � ֮* � eI* � �I* � JI* � WI* � �H* � �H* � �* � ��* � �* � pH* � �H* � �H* � �H* � !�* � 5�* ?�*
N�* � �* B �* B �* B @ �* B ` x�* B � )�* B � ?�* B � T�* B � b�* B l�* B v�* B @ ��* B ` ��* B � ��* B � ��* B � ��* B � ġ* B ϡ* B ܡ* B @ �* B ` �* B � ��* B � �* B � �* B � �* B 2�* B D�* B @ e�* B ` ��* B � ��* B � ��* B � ��* B � Т* B �* B ��* B @
�* B ` !�* B � 6�* B � K�* B � `�* B � v�* B ��* B ��* B @ ��* B ` ϣ* B � �* B � ��* B � �* B � 2�* B Q�* B k�* B @ ��* B ` ��* B � Τ* B � �* B � �* B � &�* B G�* B c�* B @ ��* B ` ��* B � ̥* B � �* B � �* B � �* B 6�* B S�* B @ r�* B ` ��* B � ��* B � ݦ* B � �* B � �* B �* B 5�* B @ N�* B ` i�* B � ��* B � ��* B � ��* B � ا* B
�* B
�* B @
)�* B `
E�* B �
W�* B �
i�* B �
z�* B �
��* B ��* B ��* B @ ƨ* B ` Ѩ* B � �* B � �* B � �* B � �* B $�* B 1�* B @ G�* B ` T�* B � e�* B � w�* B � ��* B � ��* B
��* B
��* B @
ة* B `
�* B �
�( B �
��* B �
�* B �
#�* B 6�* B E�* B @ U�* B ` i�* B � ��* B � ~�* B � ��* B � �' B ��* B 0�' B @ ֪* B ` �* B � �* B � 0�* B � K�* B � f�* B x�* B ��* B @ �' B ` ��* B � �' B � Ы* B � �* B � ��* B �* B �* B @ -�* B ` E�* B � U�* B � f�* B � ��* B � ��* B ̬* B �* B @ �* B ` <�* B � `�* B � ��* B � ��* B � W�* B e�* B ��* B @ �* B ` Ԁ* B � ��* B �
�* B � 0�* B � S�* B w�* B "�* B @ A�* B ` ��* B � ;�* B � c�* B � h�* B � ��* B ��* B ��* B @ ̈́* B ` �* B � ��* B � �* B � .�* B � ��* B ֮* B eI* B @ �I* B ` JI* B � WI* B � �H* B � �H* B � �* B ��* B �* B @ pH* B ` �H* B � �H* B � �H* B � !�* B � 5�* B ?�* B
Z�* � i�* �� r�* �� � �a' �� �� B � {�* B ��* B ȡ' B @ ס' B ` ��& B � ��* B � n�' B � ��* B � ��* B
��* B
��* B @
ͯ* B `
��' B �
ܰ' B �
�' B �
ٯ* B �
�* B �* B �* B @ 3�* B ` E�* B � O�* B � \�* $ �� \! � b' @ g�*
� r�* � �� 3� ,� �
�� w X�& 4 -�) ɰ* ٰ* ٰ* � E�* X�* t�* ��* ��* �� �* ��* �* 8�* [�* t�& � ! �% I� @ 2� � ��* ��* ��* @ ��* �
I� B � 8
I� �* ��* �* 6�* H�* k�* ��* ��* � � !� � z� G�* �% I� ]�* q} 0 &L 2 @
8 �� - 8 N ) �% I� � - @ � 8 � / s�*
0 ��
B �" B ��* B @ �? B ` ��* �� � ��* B � ��* B � ��* B J�" B � 3 @
. +
8 �� - 1 * ��* ȴ* 7
4
D� �� B B 6 5 �� ) / o
; . o ڴ* 6 ? 4� x ��* % � �* ���� �* :�* U�* m�* ��* ��* ��* * �* �* %�*
?�* Y�* t�*
��* ��* ʶ* �* ��* �* A�* h�* ��* ��* ݷ* ��* �* C�* {�* ��* ڸ*
�* (�* R�* ! r�* " ��* # �z) ��* ��* ¹* ҹ* ܹ* �* �* �* +�* @�* Y�* ( j5 A �g B �&& @ @ �6 B ` e" � � A � + C D k� X� � N� > � ��* ��* ��* b K � ź* * �I �* H� �* � ��* I� � �* �* )�*
� k� � �� O k� q� M r�* ��* ��* ��* L� �
V�
��
�� R� \ [ �*
$�* :�* S�* l�*
��* ��* ��* ɼ* �* ��* �* +�* M�* � h�* {�* h! ��* b a g�& u� � � ��* ��* Ž* ؽ* � ��* �* h! �* �) c U�" d �
v� � �S) h! �* b g � � � �V ,�* b i � � & � <�* b k � V�* o� n�* ��* ��* ��* ��* ľ* ؾ* �* �* �* (�* ?�* U�* l�* ��* ��* ��* ٿ* �*
�* -�* M�* d�* |�* ( ��* 0 ��* 8 �* @ �* H ��* I %�* J Q�* K ��* ��* �* �* ��* �* -�* G�* c�* }�* ��* ��* ��* ��* ��* ��*
�* �* /�* @�* Q�* f v� �� b ! l 1^
y 1^
{ � ��* ��* �* �* h! �* �� �� } 8�* E�* S�* `�* 1^
� 1^
� n�* �{& � � ��*
��* ��* ��* ��* ��* ��* ��*
�* �* &�*
A 9�* t B z B
� �
� �
� �
S�
]�
b ��* ��* ��* �* $�* <�* T�* h�* |�* �
� b � [� �� � � b � K�* c�* ��* b � � � � ��* ��* ��* b � � ��* ��* ��* �* 0�* F�* Y�* k�* x�* ��* ��* ��* � � �A � �� � ��* ��* ��* ��* � ��* ��* � �* � �* � � � � +�* h! 3�* b � � � <�* P�* c�* m�* b � � ��* ��* ��* ��* ��* �* *�* � L�* i�* ��* ��* h! ��* b � � � ��* ��* �* $�* 8�* h! L�* b � � � k�* t�* }�* ��* ��* ��* ��* ��* ��* b � �
� � ��* ��* h! �* b � � � #�* =�* h! \�* l�* ��* ��* b � � � ��* h! �R) ��* ��* b � � �* ��& �� ��& �� �* �& �& W� ,�* ?�* Z�* u�* ��* ��* ��* E W� �
! 0 ��* 8 ��* @ � ��* ��* h!
�* ��& '�* b � � sz G�& W� ]�& W� v�& W� ( ��& �� 8 ��& �� @ ��& �� H ԛ& �� P �& �� X =�* �� � � d� L�* i�* ~�* ��* ��*
�
� ��* ��* ��* ��* �* *�* W>" T� 8� P�
� �
� � �� � � ��* ��* h! ��* ��* b � � �* B/ �* ��" B/ �* ��" �* B/ �* %�* ?�* � Y�* � v�* B ��* B ��* u� � � � � �.
��* ��* ��* �* �* 4�* @�* W�* b � � � n�* ��* ��* h! ��* b � � � �.
��* h! ��* b � � � �.
h! �* b � � 7�* I�* � � ��* ��* ��* ��* h! �* b � � � X�& �* -�* h! ;�* b � � � L�* h! e�* b � � y�* ��* ��* ��* �* >�* j�*
�u �* � V� �u ��" B @ �* B `
� )�* 2 � =�* B M�* B _�* B @ l�* B ` y�* B � ��* B � ��* B � ��* B � ��* B ��* B ��* B @ ��* B ` �* B � �* B � +�* B � <�* B � M�* B _�* B q�* B @ ��* B ` ��* B � ��* B � ��* B � ��* B � ��* B ��* B �* B @ �* B ` %�* B � 7�* B � N�* B � k�* B � ��* B ��* B ��* B @ ��* B ` �* B � �* B � (�* B � M�* B � r�* B ��* B ��* B @ ��* B ` �* B � C�* B � p�* B � ��* B � ��* B ��* B
� ��* � � ��* ��* ��* �* �* .�* ( G�* 0 a�* 8 {�* @ ��* H ��* P ��* X �* ` 4�* h X�* p |�* x ��* � ��* � ��* � �* � B�* � t�* � ��* � ��* � �* � .�* � Y�* � ��* � ��* � ��* � �* � 4�* � m�* ��* ��* :�& (�& �* ( '�* 0 5�* 8 Z�* @ i�* H t�* P �* X ��* ` ��* h ��* p ƨ* x ��* � ��* � ��* � ��* � ��* � ��* � �* � �* � 3�* � L�* � b�* � y�* � ��* � ��* � ��* � ��* � ��* ��* ��* ��* �* �* ( -�* 0 B�* 8 S�* @ d�* H s�* P ��* X ��* ` ��* h ��* p ��* x ��* � ��* � ��* � ��* �
�* � �* � *�* � :�* � H�* � V�* � h�* � v�* � ��* � ��* � ��* � ��* � ��* ��* ��* ��* �* �* ( �* 0 .�* 8 <�* @ N�* H \�* P j�* X |�* ` ��* h ��* p ��* x ��* � ��* � ��* � ��* � ��* � �* � �* � $�* � 7�* � F�* � U�* � h�* � w�* � ��* � ��* � ��* � ��* ��* ��* ��* ��* �* ( /�* 0 @�* 8 S�* @ q�* H ��* P N�* X k�* ` ��* h ��* p ��* x ��* � ��* � ��* � ��* � (�* � M�* � r�* � ��* � ��* � ��* � �* � C�* � ��* �
�* � &�* � <�* � X�* t�* ��* ��* ��* ��* ( �* 0 0�* 8 Y�* @ ��* H ��* P ��* X �* ` .�* h [�* p ��* x ��* � ��* � �* � �* � 8�* � Y�* � v�* � ��* � ��* � ��* � ��* � �* �
� �* � � ��* B ��* B ��* B @ �* B ` �* B � .�* B � G�* B � a�* B � {�* B ��* B ��* B @ ��* B ` �* B � 4�* B � X�* B � |�* B � ��* B ��* B ��* B @ �* B ` B�* B � t�* B � ��* B � ��* B � �* B .�* B Y�* B @ ��* B ` ��* B � ��* B � �* B � 4�* B � m�* B ��* B ��* B @ :�& B ` (�& B � �* B � '�* B � 5�* B � Z�* B i�* B t�* B @ �* B ` ��* B � ��* B � ��* B � ƨ* B � ��* B ��* B ��* B @ ��* B ` ��* B � ��* B � �* B � �* B � 3�* B L�* B b�* B @ y�* B ` ��* B � ��* B � ��* B � ��* B � ��* B ��* B ��* B @ ��* B ` �* B � �* B � -�* B � B�* B � S�* B d�* B s�* B @ ��* B ` ��* B � ��* B � ��* B � ��* B � ��* B
��* B
��* B @
��* B `
�* B �
�* B �
*�* B �
:�* B �
H�* B V�* B h�* B @ v�* B ` ��* B � ��* B � ��* B � ��* B � ��* B ��* B ��* B @ ��* B ` �* B � �* B � �* B � .�* B � <�* B
N�* B
\�* B @
j�* B `
|�* B �
��* B �
��* B �
��* B �
��* B ��* B ��* B @ ��* B ` ��* B � �* B � �* B � $�* B � 7�* B F�* B U�* B @ h�* B ` w�* B � ��* B � ��* B � ��* B � ��* B ��* B ��* B @ ��* B ` ��* B � �* B � /�* B � @�* B � S�* B q�* B ��* B @ N�* B ` k�* B � ��* B � ��* B � ��* B � ��* B ��* B ��* B @ ��* B ` (�* B � M�* B � r�* B � ��* B � ��* B ��* B �* B @ C�* B ` ��* B �
�* B � &�* B � <�* B � X�* B t�* B ��* B @ ��* B ` ��* B � ��* B � �* B � 0�* B � Y�* B ��* B ��* B @ ��* B ` �* B � .�* B � [�* B � ��* B � ��* B ��* B �* B @ �* B ` 8�* B � Y�* B � v�* B � ��* B � ��* B ��* B ��* B @ �* B `
� .�* ?�* N�* b�* }�* ��* ��* ��* � V� �u ��* B @ ��* B ` ��* B � �* B � �S' B � �� � � /�* B @�* B W! B @ d! B ` �* B � Z�* B � f�* B � n�* B � y�* 5^
� ��* $ � ��* � � ��* � ��* � @ ��* � � ��* � � �
� ��* ��* ��*
��*
�*
� � � �u � � � � � � ��* ��* ��* �* �* .�* ( G�* 0 a�* 8 {�* @ ��* H ��* P ��* X �* ` 4�* h X�* p |�* x ��* � ��* � ��* � �* � B�* � t�* � ��* � ��* � �* � .�* � Y�* � ��* � ��* � ��* � �* � 4�* � m�* ��* ��* :�& (�& �* ( '�* 0 5�* 8 Z�* @ i�* H t�* P �* X ��* ` ��* h ��* p ƨ* x ��* � ��* � ��* � ��* � ��* � ��* � �* � �* � 3�* � L�* � b�* � y�* � ��* � ��* � ��* � ��* � ��* ��* ��* ��* �* �* ( -�* 0 B�* 8 S�* @ d�* H s�* P ��* X ��* ` ��* h ��* p ��* x ��* � ��* � ��* � ��* �
�* � �* � *�* � :�* � H�* � V�* � h�* � v�* � ��* � ��* � ��* � ��* � ��* ��* ��* ��* �* �* ( �* 0 .�* 8 <�* @ N�* H \�* P j�* X |�* ` ��* h ��* p ��* x ��* � ��* � ��* � ��* � ��* � �* � �* � $�* � 7�* � F�* � U�* � h�* � w�* � ��* � ��* � ��* � ��* ��* ��* ��* ��* �* ( /�* 0 @�* 8 S�* @ q�* H ��* P N�* X k�* ` ��* h ��* p ��* x ��* � ��* � ��* � ��* � (�* � M�* � r�* � ��* � ��* � ��* � �* � C�* � ��* �
�* � &�* � <�* � X�* t�* ��* ��* ��* ��* ( �* 0 0�* 8 Y�* @ ��* H ��* P ��* X �* ` .�* h [�* p ��* x ��* � ��* � �* � �* � 8�* � Y�* � v�* � ��* � ��* � ��* � ��* � �* � x�* � ��* �
� � ��* B ��* B ��* B @ �* B ` �* B � .�* B � G�* B � a�* B � {�* B ��* B ��* B @ ��* B ` �* B � 4�* B � X�* B � |�* B � ��* B ��* B ��* B @ �* B ` B�* B � t�* B � ��* B � ��* B � �* B .�* B Y�* B @ ��* B ` ��* B � ��* B � �* B � 4�* B � m�* B ��* B ��* B @ :�& B ` (�& B � �* B � '�* B � 5�* B � Z�* B i�* B t�* B @ �* B ` ��* B � ��* B � ��* B � ƨ* B � ��* B ��* B ��* B @ ��* B ` ��* B � ��* B � �* B � �* B � 3�* B L�* B b�* B @ y�* B ` ��* B � ��* B � ��* B � ��* B � ��* B ��* B ��* B @ ��* B ` �* B � �* B � -�* B � B�* B � S�* B d�* B s�* B @ ��* B ` ��* B � ��* B � ��* B � ��* B � ��* B
��* B
��* B @
��* B `
�* B �
�* B �
*�* B �
:�* B �
H�* B V�* B h�* B @ v�* B ` ��* B � ��* B � ��* B � ��* B � ��* B ��* B ��* B @ ��* B ` �* B � �* B � �* B � .�* B � <�* B
N�* B
\�* B @
j�* B `
|�* B �
��* B �
��* B �
��* B �
��* B ��* B ��* B @ ��* B ` ��* B � �* B � �* B � $�* B � 7�* B F�* B U�* B @ h�* B ` w�* B � ��* B � ��* B � ��* B � ��* B ��* B ��* B @ ��* B ` ��* B � �* B � /�* B � @�* B � S�* B q�* B ��* B @ N�* B ` k�* B � ��* B � ��* B � ��* B � ��* B ��* B ��* B @ ��* B ` (�* B � M�* B � r�* B � ��* B � ��* B ��* B �* B @ C�* B ` ��* B �
�* B � &�* B � <�* B � X�* B t�* B ��* B @ ��* B ` ��* B � ��* B � �* B � 0�* B � Y�* B ��* B ��* B @ ��* B ` �* B � .�* B � [�* B � ��* B � ��* B ��* B �* B @ �* B ` 8�* B � Y�* B � v�* B � ��* B � ��* B ��* B ��* B @ �* B ` x�* B � ��* �
��* 5 � =�* B M�* B _�* B @ l�* B ` y�* B � ��* B � ��* B � ��* B �
�* B ��* B ��* B @ ��* B ` ��* B � ��* B � ��* B � �* B � �* B +�* B <�* B @ M�* B ` _�* B � q�* B � ��* B � ��* B � ��* B ��* B ��* B @ ��* B ` ��* B � �* B � �* B � %�* B � !�* B 9�* B N�* B @ k�* B ` ��* B � ��* B � ��* B � ��* B � �* B �* B p�* B @ ��* B ` ��* B � Q�* B � |�* B � ��* B � ��* B ��* B $�* B @ K�* B ` r�* B �
��* � � ��* ��* ��* �* �* .�* ( G�* 0 a�* 8 {�* @ ��* H ��* P ��* X �* ` 4�* h X�* p |�* x ��* � ��* � ��* � �* � B�* � t�* � ��* � ��* � �* � .�* � Y�* � ��* � ��* � ��* � �* � 4�* � m�* ��* ��* :�& (�& �* ( '�* 0 5�* 8 Z�* @ i�* H t�* P �* X ��* ` ��* h ��* p ƨ* x ��* � ��* � ��* � ��* � ��* � ��* � �* � �* � 3�* � L�* � b�* � y�* � ��* � ��* � ��* � ��* � ��* ��* ��* ��* �* �* ( -�* 0 B�* 8 S�* @ d�* H s�* P ��* X ��* ` ��* h ��* p ��* x ��* � ��* � ��* � ��* �
�* � �* � *�* � :�* � H�* � V�* � h�* � v�* � ��* � ��* � ��* � ��* � ��* ��* ��* ��* �* �* ( �* 0 .�* 8 <�* @ N�* H \�* P j�* X |�* ` ��* h ��* p ��* x ��* � ��* � ��* � ��* � ��* � �* � �* � $�* � 7�* � F�* � U�* � h�* � w�* � ��* � ��* � ��* � ��* ��* ��* ��* ��* �* ( /�* 0 @�* 8 S�* @ q�* H ��* P N�* X k�* ` ��* h ��* p ��* x ��* � ��* � ��* � ��* � (�* � M�* � r�* � ��* � ��* � ��* � �* � C�* � ��* �
�* � &�* � <�* � X�* t�* ��* ��* ��* ��* ( �* 0 0�* 8 Y�* @ ��* H ��* P ��* X �* ` .�* h [�* p ��* x ��* � ��* � �* � �* � 8�* � Y�* � v�* � ��* � ��* � ��* � ��* � �* � x�* � ��* � ��* � �* � U�* ��* ��* ��* �* &�* ( M�* 0 t�* 8 ��* @ ��* H ��* P �* X /�* ` R�* h u�* p ��* x ��* � ��* � �* � )�* � [�* � ��* � ��* � ��* � �* � O�* � ~�* � ��* � ��* � �* � 4�* � a�* � ��* ��* ��* �* ��* $�* ( K�* 0 r�* 8 Q�* @ |�* H ��* P ��* X
G�* � � ��* B ��* B ��* B @ �* B ` �* B � .�* B � G�* B � a�* B � {�* B ��* B ��* B @ ��* B ` �* B � 4�* B � X�* B � |�* B � ��* B ��* B ��* B @ �* B ` B�* B � t�* B � ��* B � ��* B � �* B .�* B Y�* B @ ��* B ` ��* B � ��* B � �* B � 4�* B � m�* B ��* B ��* B @ :�& B ` (�& B � �* B � '�* B � 5�* B � Z�* B i�* B t�* B @ �* B ` ��* B � ��* B � ��* B � ƨ* B � ��* B ��* B ��* B @ ��* B ` ��* B � ��* B � �* B � �* B � 3�* B L�* B b�* B @ y�* B ` ��* B � ��* B � ��* B � ��* B � ��* B ��* B ��* B @ ��* B ` �* B � �* B � -�* B � B�* B � S�* B d�* B s�* B @ ��* B ` ��* B � ��* B � ��* B � ��* B � ��* B
��* B
��* B @
��* B `
�* B �
�* B �
*�* B �
:�* B �
H�* B V�* B h�* B @ v�* B ` ��* B � ��* B � ��* B � ��* B � ��* B ��* B ��* B @ ��* B ` �* B � �* B � �* B � .�* B � <�* B
N�* B
\�* B @
j�* B `
|�* B �
��* B �
��* B �
��* B �
��* B ��* B ��* B @ ��* B ` ��* B � �* B � �* B � $�* B � 7�* B F�* B U�* B @ h�* B ` w�* B � ��* B � ��* B � ��* B � ��* B ��* B ��* B @ ��* B ` ��* B � �* B � /�* B � @�* B � S�* B q�* B ��* B @ N�* B ` k�* B � ��* B � ��* B � ��* B � ��* B ��* B ��* B @ ��* B ` (�* B � M�* B � r�* B � ��* B � ��* B ��* B �* B @ C�* B ` ��* B �
�* B � &�* B � <�* B � X�* B t�* B ��* B @ ��* B ` ��* B � ��* B � �* B � 0�* B � Y�* B ��* B ��* B @ ��* B ` �* B � .�* B � [�* B � ��* B � ��* B ��* B �* B @ �* B ` 8�* B � Y�* B � v�* B � ��* B � ��* B ��* B ��* B @ �* B ` x�* B � ��* B � ��* B � �* B � U�* B ��* B ��* B @ ��* B ` �* B � &�* B � M�* B � t�* B � ��* B ��* B ��* B @ �* B ` /�* B � R�* B � u�* B � ��* B � ��* B ��* B �* B @ )�* B ` [�* B � ��* B � ��* B � ��* B � �* B O�* B ~�* B @ ��* B ` ��* B � �* B � 4�* B � a�* B � ��* B ��* B ��* B @ �* B ` ��* B � $�* B � K�* B � r�* B � Q�* B |�* B ��* B @ ��* B `
W�* $ � ��* � ��* ��* @ ��* � � ��*
c
�� !�* 1�* B >�* B Q�* B @ e�* 0 {�* ��* @ ��* " � ��* $ � �* & �* ( @
I�
�� I�
M� &� I� !
�� &� I� #
� I� %
;� I� ' �* � $ B� �* �� A W A (�* A @
* -�* ` $ @� � * E�* * ` �!! $� � �) B � |c( B �) B U�* B @ g�* B ` �) B � �) B � �) B � +
- �
/ N
1 �
3 �
5 �
7 �
9 -
; g
= �
? �
A
C
E �
G , + ) � I� �
O N
Q �
S
U w�
�� ��* ��* �* �* ��*
�* !�* 5�* �
Z �
\
^ J�* b�* v�* ��* ��* ��* �* �*
�� �* � $ B� �* �* -�* [.* 9�* ��* ֮* ( O�* 0 Y�* 8 e�* @ q�* H eI* P �I* X JI* ` WI* h �H* p �H* x �* � ��* � �* � ��* � pH* � �H* � �H* � �H* � !�* � 5�* �
c ��* h �* B -�* B [.* B @ 9�* B ` ��* B � ֮* B � O�* B � Y�* B � e�* B q�* B eI* B @ �I* B ` JI* B � WI* B � �H* B � �H* B � �* B ��* B �* B @ ��* B ` pH* B � �H* B � �H* B � �H* B � !�* B 5�* B
e ��* 8 ^�* B m�* B �* B @ ��* B ` �* B � �* B � �* B � eI* B � �I* B }�* B ��* B @ ��* B ` ��* B � ��* B �
g �* X $ � � j � L* k )L* l @ ��( � � h d f ��*
�* �� �* �� � '�* �� � 4�* �� @ @�* �� L�* �� � X�* �� � e�* �� @ r�* �� ��* �� � ��* �� � ��* �� @
m ��*
�* �* ��* ��* �* �* ( �* 0 �* 8 (�* @ 2�* H @�* P L�* X X�* ` e�* h <�* p G�* x T�* � f�* � x�* � ��* � ��* � ��* � ��* �
o �* \
�* B �* B ��* B @ ��* B ` �* B � �* B � �* B � �* B � (�* B 2�* B @�* B @ L�* B ` X�* B � e�* B � <�* B � G�* B � T�* B f�* B x�* B @ ��* B ` ��* B � ��* B � ��* B �
q �* XM $ �� �* �i ��* �i �* t j �* u @j �* v �j n p r �* g g �+* �+* �+* �+* ,�* >�* ( N�* 0 `�* 8 �'* @ �'* H p�* P ��* X ��* ` �'* h ��* p ��* x �* � �* � �* � ��* � q+* � �* � �* � 4�* � C�* � R�* � c�* � t�* � ��* � ��* � ��* � �* � �*
�* �-* *�* >�* �-* ( V�* 0 j�* 8 ^2* @ ��* H ��* P ��* X ��* ` ��* h �* p �* x �,* � �,* � �* � �* � -* � -* � �* � �* � �-* � t-* � %�* � 9�* � L�* � ^�* � o�* � ��* � ��* ��* �* �* �* + ( + 0 ) + 8 < + @ O + H b + P u + X � + ` � + h � + p � + x � + � � + � � + � � + � + � + � #+ � /+ � ;+ � G+ � T+ � `+ � l+ � x+ � �+ � �+ � �+ �+ �+ �+
+ 2+ ( R+ 0 z+ 8 �+ @ �+ H �+ P + X 7+ ` U+ h y+ p �+ x �+ � �+ � + � + � C+ � f+ � �+ � �+ � �+ � �+ � + � F+ � k+ � �+ � �+ � �+ � �+ "+ B+ j+ �+ �+ ( �+ 0 �+ 8 !+ @ D+ H b+ P �+ X �+ ` �+ h �+ p + x 2+ � X+ � |+ � �+ � �+ � �+ � + � : + � K + � e + � y + � � + � � + � � + �
+ � 8
+ � c
+ �
+ �
+ �
+ + ) + ( O + 0 p + 8 � + @ � + H � + P + X + + ` R + h { + p � + x � + � � + �
+ � B
+ � k
+ � �
+ � �
+ � �
+ � + � 2+ � [+ � �+ � �+ � �+ � �+ � "+ � K+ s+ �+ �+ �+ + ( A+ 0 i+ 8 �+ @ �+ H �+ P
+ X 7+ ` _+ h �+ p �+ x �+ � + � -+ � U+ � + � �+ � �+ � �+ � #+ � K+ � u+ � �+ � �+ � �+ � + � A+ � k+ �+ �+ �+ + 7+ ( a+ 0 �+ 8 �+ @ �+ H + P -+ X W+ ` + h �+ p �+ x �+ � + � I+ � l+ � �+ � �+ � �+ � + � 9+ � c+ � �+ � �+ � �+ � �+ � + � ?+ � `+ �+ �+ �+ �+ $+ ( M+ 0 t+ 8 �+ @ �+ H �+ P + X =+ ` d+ h �+ p �+ x �+ � + � - + � T + � } + � � + � � + � � + � + � G + � q + � � + � � + � � + � + � = + � g + � + � + � + + 3 + ( ] + 0 � + 8 � + @ � + H + P ) + X S + ` { + h � + p � + x � + � !+ � I!+ � q!+ � �!+ � �!+ � �!+ � "+ � ?"+ � g"+ � �"+ � �"+ � �"+ � #+ � 5#+ � ]#+ � �#+
�#+
�#+
$+
+$+
S$+ (
}$+ 0
�$+ 8
�$+ @
�$+ H
�$+ P
�$+ X
%+ `
%+ h
"%+ p
1%+ x
@%+ �
T%+ �
k%+ �
|%+ �
�%+ �
�%+ �
�%+ �
�%+ �
�%+ �
&+ �
8&+ �
b&+ �
�&+ �
�&+ �
�&+ �
�&+ �
'+ 8'+ X'+ }'+ �'+ �'+ ( �'+ 0 (+ 8 ?(+ @ g(+ H �(+ P �(+ X �(+ ` )+ h ))+ p Q)+ x w)+ � �)+ � �)+ � �)+ � *+ � ;*+ � a*+ � �*+ � �*+ � �*+ � ++ � )++ � P++ � y++ � �++ � �++ � �++ ,+ @,+ i,+ �,+ �,+ ( �,+ 0 -+ 8 0-+ @ Y-+ H �-+ P �-+ X �-+ ` �-+ h .+ p I.+ x p.+ � �.+ � �.+ � �.+ � /+ � 9/+ � `/+ � �/+ � �/+ � �/+ � 0+ � )0+ � P0+ � y0+ � �0+ � �0+ � �0+
1+
@1+
i1+
�1+
�1+ (
�1+ 0
2+ 8
+2+ @
U2+ H
w2+ P
�2+ X
�2+ `
�2+ h
3+ p
23+ x
R3+ �
w3+ �
�3+ �
�3+ �
�3+ �
4+ �
04+ �
X4+ �
~4+ �
�4+ �
�4+ �
�4+ �
5+ �
B5+ �
h5+ �
�5+ �
�5+ �5+ 6+ ,6+ R6+ z6+ ( �6+ 0 �6+ 8 �6+ @ 7+ H ?7+ P h7+ X �7+ ` �7+ h �7+ p 8+ x /8+ � X8+ � 8+ � �8+ � �8+ � �8+ � 9+ � H9+ � o9+ � �9+ � �9+ � �9+ � :+ � 8:+ � _:+ � �:+ � �:+ �:+ �:+ (;+ O;+ x;+ ( �;+ 0 �;+ 8 �;+ @ <+ H ?<+ P h<+ X �<+ ` �<+ h �<+ p =+ x /=+ � X=+ � =+ � �=+ � �=+ � �=+ � >+ � H>+ � d>+ � |>+ � �>+ � �>+ � �>+ � �>+ � �>+ � �>+ � �>+ ?+ ?+ ?+ *?+ 8?+ ( G?+ 0 V?+ 8 e?+ @ �?+ H �?+ P �?+ X �?+ ` @+ h =@+ p d@+ x �@+ � �@+ � �@+ � �@+ � A+ � 5A+ � YA+ � |A+ � �A+ � �A+ � �A+ � B+ � +B+ � OB+ � uB+ � �B+ � �B+ �B+
C+ -C+ UC+ uC+ ( �C+ 0 �C+ 8 �C+ @ D+ H 3D+ P ZD+ X xD+ ` �D+ h �D+ p �D+ x E+ � $E+ � BE+ � fE+ � �E+ � �E+ � �E+ � �E+ � F+ � BF+ � iF+ � �F+ � �F+ � �F+ � �F+ � �F+ � G+ G+ /G+ IG+ YG+ oG+ ( �G+ 0 �G+ 8 �G+ @ �G+ H �G+ P �G+ X �G+ ` H+ h )H+ p 9�* x -�* � 5�* � �* � �H* � �* � ��* � �* � O�* � q�* � ��* � 6H+ � @H+ � TH+ � uH+ � �H+ � Y�* � e�* �H+ ��* �H+ �H+ �H+ ( �H+ 0
w I+ g � �+* B �+* B �+* B @ �+* B ` ,�* B � >�* B � N�* B � `�* B � �'* B �'* B p�* B @ ��* B ` ��* B � �'* B � ��* B � ��* B � �* B �* B �* B @ ��* B ` q+* B � �* B � �* B � 4�* B � C�* B R�* B c�* B @ t�* B ` ��* B � ��* B � ��* B � �* B � �* B
�* B �-* B @ *�* B ` >�* B � �-* B � V�* B � j�* B � ^2* B ��* B ��* B @ ��* B ` ��* B � ��* B � �* B � �* B � �,* B �,* B �* B @ �* B ` -* B � -* B � �* B � �* B � �-* B t-* B %�* B @ 9�* B ` L�* B � ^�* B � o�* B � ��* B � ��* B ��* B �* B @ �* B ` �* B � + B � + B � ) + B � < + B O + B b + B @ u + B ` � + B � � + B � � + B � � + B � � + B
� + B
� + B @
� + B `
+ B �
+ B �
#+ B �
/+ B �
;+ B G+ B T+ B @ `+ B ` l+ B � x+ B � �+ B � �+ B � �+ B �+ B �+ B @ �+ B `
+ B � 2+ B � R+ B � z+ B � �+ B
�+ B
�+ B @
+ B `
7+ B �
U+ B �
y+ B �
�+ B �
�+ B �+ B + B @ + B ` C+ B � f+ B � �+ B � �+ B � �+ B �+ B + B @ F+ B ` k+ B � �+ B � �+ B � �+ B � �+ B "+ B B+ B @ j+ B ` �+ B � �+ B � �+ B � �+ B � !+ B D+ B b+ B @ �+ B ` �+ B � �+ B � �+ B � + B � 2+ B X+ B |+ B @ �+ B ` �+ B � �+ B � + B � : + B � K + B e + B y + B @ � + B ` � + B � � + B �
+ B � 8
+ B � c
+ B �
+ B �
+ B @ �
+ B ` + B � ) + B � O + B � p + B � � + B � + B � + B @ + B ` + + B � R + B � { + B � � + B � � + B � + B
+ B @ B
+ B ` k
+ B � �
+ B � �
+ B � �
+ B � + B 2+ B [+ B @ �+ B ` �+ B � �+ B � �+ B � "+ B � K+ B s+ B �+ B @ �+ B ` �+ B � + B � A+ B � i+ B � �+ B �+ B �+ B @
+ B ` 7+ B � _+ B � �+ B � �+ B � �+ B + B -+ B @ U+ B ` + B � �+ B � �+ B � �+ B � #+ B K+ B u+ B @ �+ B ` �+ B � �+ B � + B � A+ B � k+ B �+ B �+ B @ �+ B ` + B � 7+ B � a+ B � �+ B � �+ B �+ B + B @ -+ B ` W+ B � + B � �+ B � �+ B � �+ B + B I+ B @ l+ B ` �+ B � �+ B � �+ B � + B � 9+ B c+ B �+ B @ �+ B ` �+ B � �+ B � + B � ?+ B � `+ B �+ B �+ B @ �+ B ` �+ B � $+ B � M+ B � t+ B � �+ B ! �+ B ! �+ B @! + B `! =+ B �! d+ B �! �+ B �! �+ B �! �+ B " + B " - + B @" T + B `" } + B �" � + B �" � + B �" � + B �" + B # G + B # q + B @# � + B `# � + B �# � + B �# + B �# = + B �# g + B $ � + B $ � + B @$ � + B `$ + B �$ 3 + B �$ ] + B �$ � + B �$ � + B % � + B % + B @% ) + B `% S + B �% { + B �% � + B �% � + B �% � + B & !+ B & I!+ B @& q!+ B `& �!+ B �& �!+ B �& �!+ B �& "+ B �& ?"+ B ' g"+ B ' �"+ B @' �"+ B `' �"+ B �' #+ B �' 5#+ B �' ]#+ B �' �#+ B ( �#+ B ( �#+ B @( $+ B `( +$+ B �( S$+ B �( }$+ B �( �$+ B �( �$+ B ) �$+ B ) �$+ B @) �$+ B `) %+ B �) %+ B �) "%+ B �) 1%+ B �) @%+ B * T%+ B * k%+ B @* |%+ B `* �%+ B �* �%+ B �* �%+ B �* �%+ B �* �%+ B + &+ B + 8&+ B @+ b&+ B `+ �&+ B �+ �&+ B �+ �&+ B �+ �&+ B �+ '+ B , 8'+ B , X'+ B @, }'+ B `, �'+ B �, �'+ B �, �'+ B �, (+ B �, ?(+ B - g(+ B - �(+ B @- �(+ B `- �(+ B �- )+ B �- ))+ B �- Q)+ B �- w)+ B . �)+ B . �)+ B @. �)+ B `. *+ B �. ;*+ B �. a*+ B �. �*+ B �. �*+ B / �*+ B / ++ B @/ )++ B `/ P++ B �/ y++ B �/ �++ B �/ �++ B �/ �++ B 0 ,+ B 0 @,+ B @0 i,+ B `0 �,+ B �0 �,+ B �0 �,+ B �0 -+ B �0 0-+ B 1 Y-+ B 1 �-+ B @1 �-+ B `1 �-+ B �1 �-+ B �1 .+ B �1 I.+ B �1 p.+ B 2 �.+ B 2 �.+ B @2 �.+ B `2 /+ B �2 9/+ B �2 `/+ B �2 �/+ B �2 �/+ B 3 �/+ B 3 0+ B @3 )0+ B `3 P0+ B �3 y0+ B �3 �0+ B �3 �0+ B �3 �0+ B 4 1+ B 4 @1+ B @4 i1+ B `4 �1+ B �4 �1+ B �4 �1+ B �4 2+ B �4 +2+ B 5 U2+ B 5 w2+ B @5 �2+ B `5 �2+ B �5 �2+ B �5
3+ B �5 23+ B �5 R3+ B 6 w3+ B 6 �3+ B @6 �3+ B `6 �3+ B �6
4+ B �6 04+ B �6 X4+ B �6 ~4+ B 7 �4+ B 7 �4+ B @7 �4+ B `7 5+ B �7 B5+ B �7 h5+ B �7 �5+ B �7 �5+ B 8 �5+ B 8 6+ B @8 ,6+ B `8 R6+ B �8 z6+ B �8 �6+ B �8 �6+ B �8 �6+ B 9 7+ B 9 ?7+ B @9 h7+ B `9 �7+ B �9 �7+ B �9 �7+ B �9 8+ B �9 /8+ B : X8+ B : 8+ B @: �8+ B `: �8+ B �: �8+ B �: 9+ B �: H9+ B �: o9+ B ; �9+ B ; �9+ B @; �9+ B `; :+ B �; 8:+ B �; _:+ B �; �:+ B �; �:+ B < �:+ B < �:+ B @< (;+ B `< O;+ B �< x;+ B �< �;+ B �< �;+ B �< �;+ B = <+ B = ?<+ B @= h<+ B `= �<+ B �= �<+ B �= �<+ B �= =+ B �= /=+ B > X=+ B > =+ B @> �=+ B `> �=+ B �> �=+ B �> >+ B �> H>+ B �> d>+ B ? |>+ B ? �>+ B @? �>+ B `? �>+ B �? �>+ B �? �>+ B �? �>+ B �? �>+ B @ ?+ B @ ?+ B @@ ?+ B `@ *?+ B �@ 8?+ B �@ G?+ B �@ V?+ B �@ e?+ B A �?+ B A �?+ B @A �?+ B `A �?+ B �A @+ B �A =@+ B �A d@+ B �A �@+ B B �@+ B B �@+ B @B �@+ B `B A+ B �B 5A+ B �B YA+ B �B |A+ B �B �A+ B C �A+ B C �A+ B @C B+ B `C +B+ B �C OB+ B �C uB+ B �C �B+ B �C �B+ B D �B+ B D
C+ B @D -C+ B `D UC+ B �D uC+ B �D �C+ B �D �C+ B �D �C+ B E D+ B E 3D+ B @E ZD+ B `E xD+ B �E �D+ B �E �D+ B �E �D+ B �E E+ B F $E+ B F BE+ B @F fE+ B `F �E+ B �F �E+ B �F �E+ B �F �E+ B �F F+ B G BF+ B G iF+ B @G �F+ B `G �F+ B �G �F+ B �G �F+ B �G �F+ B �G G+ B H G+ B H /G+ B @H IG+ B `H YG+ B �H oG+ B �H �G+ B �H �G+ B �H �G+ B I �G+ B I �G+ B @I �G+ B `I �G+ B �I H+ B �I )H+ B �I 9�* B �I -�* B J 5�* B J �* B @J �H* B `J �* B �J ��* B �J �* B �J O�* B �J q�* B K ��* B K 6H+ B @K @H+ B `K TH+ B �K uH+ B �K �H+ B �K Y�* B �K e�* B L �H+ B L ��* B @L �H+ B `L �H+ B �L �H+ B �L �H+ B �L
y I+ � � %I+ B BI+ B _I+ B @ kI+ B ` wI+ B � �I+ B � (+* B � �.* B � "3* B �I+ B �I+ B @ �I+ B ` �1* B � �I+ B � r2* B � �I+ B � �I+ B �2* B �2* B @ �I+ B ` J+ B � �2* B � 7J+ B � �2* B � NJ+ B gJ+ B ~J+ B @ �J+ B ` �J+ B � �J+ B � �J+ B � �J+ B � �J+ B K+ B %K+ B @ <K+ B ` SK+ B � cK+ B � sK+ B � �K+ B � �K+ B �K+ B �K+ B @ �K+ B ` �+ B � �+ B � �+ B � �K+ B � �K+ B L+ B !L+ B @ ;L+ B ` UL+ B � oL+ B � �L+ B � �L+ B � �L+ B �L+ B �L+ B @ M+ B ` M+ B � 7M+ B � QM+ B � kM+ B � �M+ B �M+ B �M+ B @ �M+ B ` �M+ B � N+ B � N+ B � 7N+ B � PN+ B iN+ B �N+ B @ �N+ B ` �N+ B � }$+ B � �N+ B � �N+ B � �N+ B
O+ B
&O+ B @
CO+ B `
`O+ B �
}O+ B �
�O+ B �
�O+ B �
�O+ B �O+ B P+ B @ %P+ B ` @P+ B � [P+ B � vP+ B � �P+ B � �P+ B �P+ B �P+ B @ Q+ B ` Q+ B � =Q+ B � ZQ+ B � wQ+ B � �Q+ B
�Q+ B
�Q+ B @
�Q+ B `
R+ B �
%R+ B �
BR+ B �
_R+ B �
|R+ B �R+ B �R+ B @ �R+ B ` �R+ B �
S+ B � &S+ B � BS+ B � ^S+ B yS+ B �S+ B @ �S+ B ` �S+ B � �S+ B � T+ B � T+ B � <T+ B YT+ B vT+ B @ �T+ B ` �T+ B � �T+ B � �T+ B � U+ B � $U+ B �$+ B �$+ B @ %+ B ` AU+ B � @%+ B � OU+ B � H>+ B � kU+ B }U+ B �U+ B @ �U+ B ` �U+ B � �U+ B � V+ B � V+ B � 9V+ B SV+ B mV+ B @ �V+ B ` �V+ B � �V+ B � �V+ B � �V+ B � W+ B -W+ B IW+ B @ eW+ B ` �W+ B � �W+ B � �W+ B � �W+ B � �W+ B
X+ B )X+ B @ EX+ B ` _X+ B � yX+ B � �X+ B � �X+ B � �X+ B �X+ B �X+ B @ Y+ B ` 1Y+ B � MY+ B � iY+ B � �Y+ B � �Y+ B �Y+ B �Y+ B @ �Y+ B ` Z+ B � -Z+ B � IZ+ B � �>+ B � �>+ B eZ+ B uZ+ B @ �Z+ B ` �Z+ B � �Z+ B � �Z+ B � �Z+ B � �Z+ B �Z+ B [+ B @ -[+ B ` G[+ B � a[+ B � z[+ B � �[+ B � �[+ B �[+ B �[+ B @ �[+ B ` \+ B � )\+ B � C\+ B � ]\+ B � w\+ B �\+ B �\+ B @ �\+ B ` �\+ B � �\+ B � ]+ B � )]+ B � B]+ B []+ B s]+ B @ �G+ B ` �G+ B � �G+ B � �]+ B � �]+ B � �]+ B �]+ B H+ B @ YG+ B ` @H+ B � �]+ B � �* B � �* B � ��* B ��* B �* B @ �* B ` �]+ B � �H+ B � �]+ B �
{ ^+ H1 $ � ^+ ~ � ^+ � ^+ � �"' � @ �"' � � �"' � � �"' �
�4* @
�4* `
�4* �
'^+ 8 �
� ) F� �
>^+ �� �1 | x z ) i � G^+ B [^+ B o^+ B @ �^+ B ` �^+ B � �^+ B � �^+ B � �^+ B � �^+ B �^+ B _+ B @ _+ B ` 9_+ B � E_+ B � [_+ B � h_+ B � z_+ B �_+ B �_+ B @ �_+ B ` �_+ B � �_+ B � �_+ B � �_+ B � `+ B `+ B -`+ B @ =`+ B ` M`+ B � ]`+ B � q`+ B � �`+ B � �`+ B �`+ B �`+ B @ �`+ B ` �`+ B � a+ B � +a+ B � 6a+ B � Ja+ B `a+ B pa+ B @ �a+ B ` �a+ B � �a+ B � �a+ B � �a+ B � b+ B /b+ B Pb+ B @ pb+ B ` �b+ B � �b+ B � �b+ B � �b+ B � �<* B �b+ B c+ B @ c+ B ` %c+ B � 2c+ B � @c+ B � Qc+ B � ac+ B qc+ B �c+ B @ �c+ B ` �c+ B � �c+ B � �c+ B � �c+ B � �c+ B d+ B 0d+ B @ Kd+ B ` fd+ B � �d+ B � �d+ B � �d+ B � �d+ B
�d+ B
�d+ B @
e+ B `
e+ B �
(e+ B �
=e+ B �
Ve+ B �
me+ B ~e+ B �e+ B @ �e+ B ` �e+ B � �e+ B � f+ B � &f+ B � Jf+ B nf+ B �f+ B @ �f+ B ` �f+ B � �f+ B � g+ B � g+ B � ,g+ B
) � � ;g+ Jg+ Yg+ gg+ ug+ �g+ ( �g+ 0 �^+ 8 �g+ @ �g+ H �g+ P �g+ X 9_+ ` ,�* h >�* p h+ x %h+ � 6h+ � Gh+ � �_+ � N�* � `�* � \h+ � oh+ � �h+ � �h+ � �h+ � �h+ � �h+ � �h+ � �h+ � i+ � i+ @i+ `i+ }i+ �i+ �i+ ( �i+ 0 �i+ 8 -`+ @ =`+ H M`+ P j+ X j+ ` 4j+ h Tj+ p mj+ x �j+ � �j+ � �j+ � �j+ � �j+ �
k+ � "k+ � ?k+ � ak+ � �k+ � �k+ � �k+ � �k+ � �`+ � �k+ � �k+ � l+ kI+ $l+ 6l+ El+ Tl+ ( gl+ 0 |l+ 8 �l+ @ �l+ H �l+ P �l+ X �l+ ` m+ h =m+ p ]m+ x }m+ � �m+ � �m+ � �m+ � �m+ � �m+ � n+ � n+ � <n+ � Zn+ � pn+ � �n+ � �n+ � �n+ � �n+ � �n+ � �n+ o+ #o+ Fo+ io+ �o+ ( �o+ 0 �o+ 8 �o+ @ �o+ H
p+ P p+ X ,p+ ` 8p+ h Ap+ p Rp+ x up+ � �p+ � �p+ � �p+ � �p+ � �p+ � �p+ � q+ � q+ � 0q+ � Gq+ � \q+ � sq+ � �q+ � �q+ � �q+ � �q+ r+ :r+ dr+ tr+ �r+ ( �r+ 0 �r+ 8 �r+ @ �r+ H �r+ P �r+ X �r+ ` �r+ h �r+ p �r+ x �r+ � s+ � s+ � s+ � ,s+ � Cs+ � \s+ � ss+ � �s+ � �s+ � �s+ � �s+ � �s+ � t+ � t+ � 1t+ � Ht+ at+ xt+ �t+ �t+ �t+ ( �t+ 0 �t+ 8 �t+ @ u+ H &u+ P Eu+ X bu+ ` u+ h �u+ p �u+ x �u+ � �u+ � �u+ � v+ � v+ � +v+ � Dv+ � dv+ � ~v+ � �v+ � �v+ � �v+ � �v+ � �v+ � �v+ � �v+ � w+ w+ 3w+ Kw+ cw+ �w+ ( �w+ 0 �w+ 8 �w+ @ �w+ H x+ P x+ X 9x+ ` Jx+ h kx+ p �x+ x �x+ � �x+ � �x+ � y+ � !y+ � 2y+ � Ly+ � fy+ � �y+ � �y+ � �y+ � �y+ � z+ � (z+ � Hz+ � jz+ � �z+ �z+ �z+ �z+ {+ 0{+ ( P{+ 0 r{+ 8 �{+ @ �{+ H �{+ P �{+ X �{+ ` |+ h &|+ p ?|+ x Q|+ � ]|+ � . ) � � ;g+ B Jg+ B Yg+ B @ gg+ B ` ug+ B � �g+ B � �g+ B � �^+ B � �g+ B �g+ B �g+ B @ �g+ B ` 9_+ B � ,�* B � >�* B � h+ B � %h+ B 6h+ B Gh+ B @ �_+ B ` N�* B � `�* B � \h+ B � oh+ B � �h+ B �h+ B �h+ B @ �h+ B ` �h+ B � �h+ B � �h+ B � i+ B � i+ B @i+ B `i+ B @ }i+ B ` �i+ B � �i+ B � �i+ B � �i+ B � -`+ B =`+ B M`+ B @ j+ B ` j+ B � 4j+ B � Tj+ B � mj+ B � �j+ B �j+ B �j+ B @ �j+ B ` �j+ B �
k+ B � "k+ B � ?k+ B � ak+ B �k+ B �k+ B @ �k+ B ` �k+ B � �`+ B � �k+ B � �k+ B � l+ B kI+ B $l+ B @ 6l+ B ` El+ B � Tl+ B � gl+ B � |l+ B � �l+ B �l+ B �l+ B @ �l+ B ` �l+ B � m+ B � =m+ B � ]m+ B � }m+ B
�m+ B
�m+ B @
�m+ B `
�m+ B �
�m+ B �
n+ B �
n+ B �
<n+ B Zn+ B pn+ B @ �n+ B ` �n+ B � �n+ B � �n+ B � �n+ B � �n+ B o+ B #o+ B @ Fo+ B ` io+ B � �o+ B � �o+ B � �o+ B � �o+ B
�o+ B
p+ B @
p+ B `
,p+ B �
8p+ B �
Ap+ B �
Rp+ B �
up+ B �p+ B �p+ B @ �p+ B ` �p+ B � �p+ B � �p+ B � q+ B � q+ B 0q+ B Gq+ B @ \q+ B ` sq+ B � �q+ B � �q+ B � �q+ B � �q+ B r+ B :r+ B @ dr+ B ` tr+ B � �r+ B � �r+ B � �r+ B � �r+ B �r+ B �r+ B @ �r+ B ` �r+ B � �r+ B � �r+ B � �r+ B � �r+ B s+ B s+ B @ s+ B ` ,s+ B � Cs+ B � \s+ B � ss+ B � �s+ B �s+ B �s+ B @ �s+ B ` �s+ B � t+ B � t+ B � 1t+ B � Ht+ B at+ B xt+ B @ �t+ B ` �t+ B � �t+ B � �t+ B � �t+ B � �t+ B u+ B &u+ B @ Eu+ B ` bu+ B � u+ B � �u+ B � �u+ B � �u+ B �u+ B �u+ B @ v+ B ` v+ B � +v+ B � Dv+ B � dv+ B � ~v+ B �v+ B �v+ B @ �v+ B ` �v+ B � �v+ B � �v+ B � �v+ B � w+ B w+ B 3w+ B @ Kw+ B ` cw+ B � �w+ B � �w+ B � �w+ B � �w+ B �w+ B x+ B @ x+ B ` 9x+ B � Jx+ B � kx+ B � �x+ B � �x+ B �x+ B �x+ B @ y+ B ` !y+ B � 2y+ B � Ly+ B � fy+ B � �y+ B �y+ B �y+ B @ �y+ B ` z+ B � (z+ B � Hz+ B � jz+ B � �z+ B �z+ B �z+ B @ �z+ B ` {+ B � 0{+ B � P{+ B � r{+ B � �{+ B �{+ B �{+ B @ �{+ B ` �{+ B � |+ B � &|+ B � ?|+ B � Q|+ B ]|+ B x|+
4 �;* B <* B <* B @ )<* B ` @<* B � �<* B � �;* B � �|+ B � �|+ B �|+ B �|+ B @ �|+ B ` �|+ B �
� }+ T8* d8* w8* �8* �8* �8* ( �8* 0 s9* 8 �9* @ �9* H �9* P �9* X #:* ` 3:* h C:* p `;* x �;* � �;* � �:* � �:* � ,8* � ?8* � }+ � :* � ,}+ � @}+ � X}+ � t}+ � �}+ � �}+ � �}+ � �* �
� �}+ � T8* B d8* B w8* B @ �8* B ` �8* B � �8* B � �8* B � s9* B � �9* B �9* B �9* B @ �9* B ` #:* B � 3:* B � C:* B � `;* B � �;* B �;* B �:* B @ �:* B ` ,8* B � ?8* B � }+ B � :* B � ,}+ B @}+ B X}+ B @ t}+ B ` �}+ B � �}+ B � �}+ B � �* B �
� �}+ hK $ � � � @Z C=* � �Z M=* � �Z '^+ 8 [ � � � �}+ �* B �* B ~+ B @ �* B `
� .~+ '* B
� K~+ R H 5* B A* B d~+ B @ P* B ` Z* B � g* B � }* B � �* B � �* B �* B �* B @ �* B ` �* B � �* B � * B � * B � * B ,* B �
* B @ �
* B ` >* B � T* B � l* B � �* B � v~+ B �~+ B �~+ B @ �~+ B ` �~+ B � �~+ B � �~+ B � �~+ B � �~+ B + B !+ B @ 3+ B ` E+ B � X+ B � k+ B � ~+ B � �+ B �+ B �+ B @ �+ B ` �+ B � �+ B � �+ B � �+ B � $�+ B 5�+ B J�+ B @ Y�+ B ` s�+ B � ��+ B � ��+ B � ��+ B � ��+ B р+ B �+ B @ ��+ B ` �+ B � 4�+ B � D�+ B � e�+ B � ��+ B ��+ B ȁ+ B @ �+ B `
�+ B � +�+ B � L�+ B � d�+ B � t�+ B ��+ B ��+ B @ ��+ B ` ��+ B � ��+ B � Ђ+ B � ߂+ B � �+ B
��+ B
� �+ �+ +�+ :�+ C�+ d~+ X�+ ( d�+ 0 y�+ 8 ��+ @ ��+ H ��+ P Ń+ X Ӄ+ ` ݃+ h �+ p �+ x ��+ � �+ � �+ � �+ � #�+ � ;�+ � S>* � q>* � R�+ � l* � l�+ � ��+ � ��+ � ��+ � �* � ń+ � �>* ?* ҄+ �+ �+ �+ ( �+ 0 )�+ 8 @�+ @ W�+ H ,* P n�+ X ��+ ` ��+ h ��+ p ��+ x ��+ � Ʌ+ � Յ+ � �+ � �+ � ��+ � �+ � �+ � %�+ � ;�+ � R�+ � k�+ � ��+ � ��+ � ��+ � Ά+ � �+ ��+ �+ /�+ H�+ a�+ ( z�+ 0 ��+ 8 ��+ @ ��+ H և+ P �+ X ��+ ` �+ h *�+ p F�+ x b�+ � ~�+ � ��+ � ��+ � È+ � ڈ+ � ��+ � �+ � %�+ � 6�+ � M�+ � ]�+ � v�+ � ��+ � ��+ � ��+ � ډ+ �+ �+ %�+ :�+ O�+ ( d�+ 0 y�+ 8 ��+ @ ��+ H ��+ P ͊+ X �+ ` ��+ h �+ p )�+ x 9�+ � N�+ � b�+ � t�+ � ��+ � ��+ � ��+ � Ӌ+ � �+ � �+ � (�+ � F�+ � `�+ � �+ � ��+ � ��+ � ٌ+ �+ �+ /�+ L�+ m�+ ( ��+ 0 ��+ 8 Ǎ+ @ �+ H �+ P �+ X 3�+ ` I�+ h �+ p $�+ x ^�+ � |�+ � ��+ � ��+ � + � َ+ � �+ � �+ � �+ � 3�+ � I�+ � ^�+ � s�+ � ��+ � ��+ � ��+ � ͏+ ߏ+ ��+ �+ 2�+ L�+ ( e�+ 0 ��+ 8 ��+ @ ��+ H ϐ+ P �+ X �+ ` �+ h ;�+ p R�+ x l�+ � ��+ � ��+ � р+ � �+ � ��+ � Б+ � �+ � �+ � �+ � 2�+ � K�+ � d�+ � ��+ � ��+ � ��+ � ̒+ �+ ��+ �+ (�+ =�+ ( Z�+ 0 w�+ 8 ��+ @ ��+ H Г+ P �+ X ��+ ` �+ h �+ p /�+ x B�+ � R�+ � e�+ � u�+ � ��+ � ��+ � ��+ � Ӕ+ � ��+ � �+ � B�+ � Z�+ � u�+ � ��+ � ��+ � ��+ � Ε+ �V*
W* �+ ��+ �+ ( �+ 0 5�+ 8 N�+ @ o�+ H �+ P ��+ X ��+ ` ��+ h ��+ p ˖+ x ז+ � �+ � ��+ � �+ � �+ � >�+ � \�+ � o�+ � ��+ � ��+ � ��+ � ��+ � ͗+ � �+ � �+ � �+ � �+ /�+ G�+ _�+ w�+ ��+ ( ��+ 0 ��+ 8
� ט+ �+ B +�+ B :�+ B @ C�+ B ` d~+ B � X�+ B � d�+ B � y�+ B � ��+ B ��+ B ��+ B @ Ń+ B ` Ӄ+ B � ݃+ B � �+ B � �+ B � ��+ B �+ B �+ B @ �+ B ` #�+ B � ;�+ B � S>* B � q>* B � R�+ B l* B l�+ B @ ��+ B ` ��+ B � ��+ B � �* B � ń+ B � �>* B ?* B ҄+ B @ �+ B ` �+ B � �+ B � �+ B � )�+ B � @�+ B W�+ B ,* B @ n�+ B ` ��+ B � ��+ B � ��+ B � ��+ B � ��+ B Ʌ+ B Յ+ B @ �+ B ` �+ B � ��+ B � �+ B � �+ B � %�+ B ;�+ B R�+ B @ k�+ B ` ��+ B � ��+ B � ��+ B � Ά+ B � �+ B ��+ B �+ B @ /�+ B ` H�+ B � a�+ B � z�+ B � ��+ B � ��+ B ��+ B և+ B @ �+ B ` ��+ B � �+ B � *�+ B � F�+ B � b�+ B
~�+ B
��+ B @
��+ B `
È+ B �
ڈ+ B �
��+ B �
�+ B �
%�+ B 6�+ B M�+ B @ ]�+ B ` v�+ B � ��+ B � ��+ B � ��+ B � ډ+ B �+ B �+ B @ %�+ B ` :�+ B � O�+ B � d�+ B � y�+ B � ��+ B
��+ B
��+ B @
͊+ B `
�+ B �
��+ B �
�+ B �
)�+ B �
9�+ B N�+ B b�+ B @ t�+ B ` ��+ B � ��+ B � ��+ B � Ӌ+ B � �+ B �+ B (�+ B @ F�+ B ` `�+ B � �+ B � ��+ B � ��+ B � ٌ+ B �+ B �+ B @ /�+ B ` L�+ B � m�+ B � ��+ B � ��+ B � Ǎ+ B �+ B �+ B @ �+ B ` 3�+ B � I�+ B � �+ B � $�+ B � ^�+ B |�+ B ��+ B @ ��+ B ` + B � َ+ B � �+ B � �+ B � �+ B 3�+ B I�+ B @ ^�+ B ` s�+ B � ��+ B � ��+ B � ��+ B � ͏+ B ߏ+ B ��+ B @ �+ B ` 2�+ B � L�+ B � e�+ B � ��+ B � ��+ B ��+ B ϐ+ B @ �+ B ` �+ B � �+ B � ;�+ B � R�+ B � l�+ B ��+ B ��+ B @ р+ B ` �+ B � ��+ B � Б+ B � �+ B � �+ B �+ B 2�+ B @ K�+ B ` d�+ B � ��+ B � ��+ B � ��+ B � ̒+ B �+ B ��+ B @ �+ B ` (�+ B � =�+ B � Z�+ B � w�+ B � ��+ B ��+ B Г+ B @ �+ B ` ��+ B � �+ B � �+ B � /�+ B � B�+ B R�+ B e�+ B @ u�+ B ` ��+ B � ��+ B � ��+ B � Ӕ+ B � ��+ B �+ B B�+ B @ Z�+ B ` u�+ B � ��+ B � ��+ B � ��+ B � Ε+ B �V* B
W* B @ �+ B ` ��+ B � �+ B � �+ B � 5�+ B � N�+ B o�+ B �+ B @ ��+ B ` ��+ B � ��+ B � ��+ B � ˖+ B � ז+ B �+ B ��+ B @ �+ B ` �+ B � >�+ B � \�+ B � o�+ B � ��+ B ��+ B ��+ B @ ��+ B ` ͗+ B � �+ B � �+ B � �+ B � �+ B /�+ B G�+ B @ _�+ B ` w�+ B � ��+ B � ��+ B � ��+ B �
� �+ p $ �� �* � @ �* � � �* � � ��+ � �+ � @ � � � � � �+ W \ � * B � * B � * B @ � * B ` * B � * B � * * B � 9 * B � H * B W * B f * B @ u * B ` � * B � � * B � � * B � � * B � � * B � * B
* B @ "
* B ` 9
* B � F
* B � S
* B � `
* B � .�+ B l
* B }
* B @ �
* B ` �
* B � �* B � >�+ B � K�+ B � X�+ B �
* B U* B @ L* B ` �
* B � �
* B � � * B � e�+ B � {�+ B �
* B �
* B @ �
* B ` * B � * B � ;* B � X* B � ��+ B ��+ B u* B @ �* B ` �* B � �* B � �* B � �* B � �* B * B * B @ '* B ` 5* B � M* B � X* B � ˙+ B � d* B w* B �* B @ �* B ` �* B � �* B � ܙ+ B � �+ B � ��+ B �+ B (�+ B @ E�+ B ` U�+ B � c�+ B � ��+ B � ��+ B � ��+ B
ך+ B
d~+ B @
��+ B `
�+ B �
�+ B �
#�+ B �
� 9�+ � � * Q* b* s* �* �* ( �* 0 �* 8 �* @ * H $* P G* X j* ` T�+ h �* p �* x �* � �* � * � ,* � G* � b* � {�+ � ��+ � ��+ � ؛+ � ��+ � �+ � 5�+ � T�+ � }* � �* � �* �* �* �* * * ( -* 0 s�+ 8 ��+ @ ��+ H ��+ P ��+ X Ҝ+ ` �+ h ��+ p �+ x �+ � 1�+ � D�+ � W�+ � j�+ � }�+ � ��+ � ��+ � ��+ � @* � R* � �* � �* � �* � �* � �* � �* �*
* * ɝ+ =* ( R* 0 i* 8 ~* @ �* H �* P �* X * ` &* h ;* p N* x a* � t* � �* � �+ � ��+ � �* � �* � �+ � *�+ � ;�+ � L�+ � e�+ � z�+ � �* � �* � �* � * &* :* L* U* ^* ( h* 0 ~* 8 �* @ �* H �* P �* X �* ` * h * p +* x C* � S* � a* � q* � * � �* � �* � �* � �* � �* � * � 6 * � U * � t * � � * � � * � e�+ {�+ � * � * � * � * (
* 0 ��+ 8
* @ 4
* H H
* P \
* X n
* ` �
* h �
* p �
* x �
* � �
* � �
* � �
* � �
* � * � * � ' * � < * � J * � Y * � i * � v * � � * � ��+ � ��+ � ۞+ �+ �+ "�+ 9�+ P�+ ( h�+ 0 |�+ 8 ��+ @ d~+ H /* P ��+ X + ` �+ h ՟+ p �+ x ��+ � �+ � -�+ � B�+ � `�+ � ��+ � ��+ � ��+ � �+ � ��+ � �+ � �+ � 2�+ � E�+ � X�+ � k�+ � ~�+ ��+ ��+ ��+ ̡+ �+ ( �+ 0 �+ 8 �+ @ 0�+ H D�+ P X�+ X l�+ ` ��+ h ��+ p ��+ x ��+ � Т+ � �+ � ��+ � �+ � &�+ � I�+ � Z�+ � t�+ � ��+ � ��+ � ��+ � ��+ � գ+ � �+ � �+ � �+ �+ ,�+ H�+ b�+ ��+ ( ��+ 0 ¤+ 8 ٤+ B @ �+ B ` �+ B � #�+ B �
� 8�+ � � * B Q* B b* B @ s* B ` �* B � �* B � �* B � �* B � �* B * B $* B @ G* B ` j* B � T�+ B � �* B � �* B � �* B �* B * B @ ,* B ` G* B � b* B � {�+ B � ��+ B � ��+ B ؛+ B ��+ B @ �+ B ` 5�+ B � T�+ B � }* B � �* B � �* B �* B �* B @ �* B ` * B � * B � -* B � s�+ B � ��+ B ��+ B ��+ B @ ��+ B ` Ҝ+ B � �+ B � ��+ B � �+ B � �+ B 1�+ B D�+ B @ W�+ B ` j�+ B � }�+ B � ��+ B � ��+ B � ��+ B @* B R* B @ �* B ` �* B � �* B � �* B � �* B � �* B �* B
* B @ * B ` ɝ+ B � =* B � R* B � i* B � ~* B �* B �* B @ �* B ` * B � &* B � ;* B � N* B � a* B
t* B
�* B @
�+ B `
��+ B �
�* B �
�* B �
�+ B �
*�+ B ;�+ B L�+ B @ e�+ B ` z�+ B � �* B � �* B � �* B � * B &* B :* B @ L* B ` U* B � ^* B � h* B � ~* B � �* B
�* B
�* B @
�* B `
�* B �
* B �
* B �
+* B �
C* B S* B a* B @ q* B ` * B � �* B � �* B � �* B � �* B �* B * B @ 6 * B ` U * B � t * B � � * B � � * B � e�+ B {�+ B � * B @ � * B ` � * B � � * B �
* B � ��+ B �
* B 4
* B H
* B @ \
* B ` n
* B � �
* B � �
* B � �
* B � �
* B �
* B �
* B @ �
* B ` �
* B � * B � * B � ' * B � < * B J * B Y * B @ i * B ` v * B � � * B � ��+ B � ��+ B � ۞+ B �+ B �+ B @ "�+ B ` 9�+ B � P�+ B � h�+ B � |�+ B � ��+ B d~+ B /* B @ ��+ B ` + B � �+ B � ՟+ B � �+ B � ��+ B �+ B -�+ B @ B�+ B ` `�+ B � ��+ B � ��+ B � ��+ B � �+ B ��+ B �+ B @ �+ B ` 2�+ B � E�+ B � X�+ B � k�+ B � ~�+ B ��+ B ��+ B @ ��+ B ` ̡+ B � �+ B � �+ B � �+ B � �+ B 0�+ B D�+ B @ X�+ B ` l�+ B � ��+ B � ��+ B � ��+ B � ��+ B Т+ B �+ B @ ��+ B ` �+ B � &�+ B � I�+ B � Z�+ B � t�+ B ��+ B ��+ B @ ��+ B ` ��+ B � գ+ B � �+ B � �+ B � �+ B �+ B ,�+ B @ H�+ B ` b�+ B � ��+ B � ��+ B � ¤+ B � ٤+ B �+ B �+ B @ #�+ B `
� R�+ H $ �� � � � �* � � �$ � � � � g�+ { � |�+ B ��+ B ̥+ B @ �+ B ` �+ B � J�+ B � p�+ B � ��+ B � ¦+ B �+ B �+ B @ >�+ B ` h�+ B � ��+ B � ��+ B � �+ B � �+ B 6�+ B ^�+ B @ ��+ B ` ��+ B � ר+ B � �+ B � +z* B � �+ B (�+ B B�+ B @ [�+ B ` Fz* B � ]z* B � vz* B � �z* B � �z* B �}* B q�+ B @ ��+ B ` ��+ B � ��+ B � ũ+ B � ԩ+ B � �+ B �+ B �+ B @ E�+ B ` [�+ B � q�+ B � ��+ B � ��+ B � ��+ B ժ+ B �+ B @ �+ B ` 3�+ B � S�+ B � s�+ B � ��+ B � ��+ B �+ B �+ B @ �* B ` 7�+ B � C�+ B � R�+ B � a�+ B � t�+ B ��+ B ��+ B @ ��+ B ` ��+ B � Ӭ+ B � �+ B � �+ B � �+ B A�+ B k�+ B @ ��+ B ` ��+ B � �+ B � �+ B � @�+ B � j�+ B
��+ B
��+ B @
ۮ+ B `
�+ B �
+�+ B �
W�+ B �
��+ B �
��+ B ۯ+ B �+ B @ 3�+ B ` _�+ B � ��+ B � ��+ B � ��+ B � ϰ+ B �+ B ��+ B @ �+ B ` )�+ B � R�+ B � z�+ B � ��+ B � ˱+ B
�+ B
�+ B @
E�+ B `
m�+ B �
��+ B �
��+ B �
�+ B �
�+ B <�+ B i�+ B @ ��+ B ` ó+ B � �+ B � �+ B � +�+ B � K�+ B l�+ B ��+ B @
� ��+ � � ��* ��+ ٴ+ �+ :�+ g�+ ( ��+ 0 ר+ 8 µ+ @ �* H �+ P ��+ X ��* ` ��* h ƅ* p Յ* x �* � � * � � * � �* � * � * � * � |�+ � J�+ � �+ � �+ � �+ � �+ � ��+ � ��+ � �+ � �+ E�+ [�+ �+ "�+ ;�+ ( Y�+ 0 t�+ 8 ��+ @ ��+ H ��+ P ̶+ X + ` ��+ h �+ p ?�+ x g�+ � ��+ � ��+ � ��+ � ˷+ � + � �+ � ̥+ � ��+ � h�+ � 6�+ � �+ � ¦+ � ��+ � ^�+ � �+ � :�+ b�+ ��+ ��+ ڸ+ �+ ( 8�+ 0 g�+ 8 ��+ @ Ĺ+ H �+ P �+ X N�+ ` ��+ h ��+ p �+ x ��+ � ��+ � ժ+ � �+ � �+ � 3�+ � S�+ � s�+ � ��+ � ��+ � �+ � �+ � &�+ � L�+ � \�+ � u�+ � ��+ ��+ ��+ Ի+ �+ �+ ( �+ 0 -�+ 8 A�+ @ T�+ H b�+ P w�+ X ��+ ` ��+ h ��+ p ��+ x ��+ � ��+ � ͼ+ � + � �+ � ��+ � �+ � �( � �( � �+ � A�+ � k�+ � ��+ � ��+ � �+ � �+ � @�+ ��+ �+ <�+ W�+ q�+ ( ��+ 0 ��+ 8 ��+ @ �+ H �+ P _�+ X ��+ ` ��+ h ۮ+ p �+ x +�+ � W�+ � ��+ � ��+ � ۯ+ � �+ � 3�+ � _�+ � ��+ � ��+ � þ+ � پ+ � )�+ � R�+ � z�+ � ��+ � ˱+ �+ �+ E�+ m�+ ��+ ( ��+ 0 �+ 8 �+ @ <�+ H i�+ P ��+ X ó+ ` �+ h �+ p +�+ x
� �+ � � ��* B ��+ B ٴ+ B @ �+ B ` :�+ B � g�+ B � ��+ B � ר+ B � µ+ B �* B �+ B @ ��+ B ` ��* B � ��* B � ƅ* B � Յ* B � �* B � * B � * B @ �* B ` * B � * B � * B � |�+ B � J�+ B �+ B �+ B @ �+ B ` �+ B � ��+ B � ��+ B � �+ B � �+ B E�+ B [�+ B @ �+ B ` "�+ B � ;�+ B � Y�+ B � t�+ B � ��+ B ��+ B ��+ B @ ̶+ B ` + B � ��+ B � �+ B � ?�+ B � g�+ B ��+ B ��+ B @ ��+ B ` ˷+ B � + B � �+ B � ̥+ B � ��+ B h�+ B 6�+ B @ �+ B ` ¦+ B � ��+ B � ^�+ B � �+ B � :�+ B b�+ B ��+ B @ ��+ B ` ڸ+ B � �+ B � 8�+ B � g�+ B � ��+ B Ĺ+ B �+ B @ �+ B ` N�+ B � ��+ B � ��+ B � �+ B � ��+ B
��+ B
ժ+ B @
�+ B `
�+ B �
3�+ B �
S�+ B �
s�+ B �
��+ B ��+ B �+ B @ �+ B ` &�+ B � L�+ B � \�+ B � u�+ B � ��+ B ��+ B ��+ B @ Ի+ B ` �+ B � �+ B � �+ B � -�+ B � A�+ B
T�+ B
b�+ B @
w�+ B `
��+ B �
��+ B �
��+ B �
��+ B �
��+ B ��+ B ͼ+ B @ + B ` �+ B � ��+ B � �+ B � �( B � �( B �+ B A�+ B @ k�+ B ` ��+ B � ��+ B � �+ B � �+ B � @�+ B ��+ B �+ B @ <�+ B ` W�+ B � q�+ B � ��+ B � ��+ B � ��+ B �+ B �+ B @ _�+ B ` ��+ B � ��+ B � ۮ+ B � �+ B � +�+ B W�+ B ��+ B @ ��+ B ` ۯ+ B � �+ B � 3�+ B � _�+ B � ��+ B ��+ B þ+ B @ پ+ B ` )�+ B � R�+ B � z�+ B � ��+ B � ˱+ B �+ B �+ B @ E�+ B ` m�+ B � ��+ B � ��+ B � �+ B � �+ B <�+ B i�+ B @ ��+ B ` ó+ B � �+ B � �+ B � +�+ B �
� �+ � $ [ � � � ?�) � �W � @ &�+ � � +� � � � � >�+ U�+ h�+ {�+ ��+ ��+ ��+ �
� �
� �
� �
� �
� h
� �
� |
� '�
�
�
� s %� � } i � � b � � ʿ+ ݿ+ �+ ��+ �+ �+ � $ B� -�+ @�+ B E�+ B _�+ B @ y�+ B ` ��+ B � ��+ B � �+ B �
� �+ �+ �+ 1�+ W�+ }�+ ��+ ( �+ 0 ��+ 8
� #�+ �+ B �+ B 1�+ B @ W�+ B ` }�+ B � ��+ B � �+ B � ��+ B �
� 3�+ �% I� � � @ ?�) � � �W � � � � � >�+ $ [ � � � ?�) � �W � @ &�+ � � +� � -�) � � � � K�+ � [�+ � i�+ �+ ��+ @ ��+ ` ��+ � ��+ � ��( 8 � � ��+ : H
�* �� �* �� � '�* �� � 4�* �� @ @�* �� L�* �� � X�* �� � e�* �� @ r�* �� ��* �� � ��* �� � ��* �� @ ��+ �� ��+ �� � ��+ �� �
�+ �� @ !�+ �� =�+ �� � Y�+ �� �
u�+ �� @ ��+ �� ��+ �� � ��+ �� � ��+ �� @ ��+ �� �+ �� � 4�+ �� � O�+ �� @ i�+ �� ��+ �� � ��+ �� � ��+ �� @ ��+ �� ��+ �� � �+ �� � -�+ �� @ H�+ �� c�+ �� � ~�+ �� � ��+ �� @ ��+ �� ��+ �� � ��+ �� � �+ �� @ �+ �� ! +�+ �� �! E�+ �� �" X�+ �� @# g�+ B $ ��+ B $ ��+ �� @$ ��+ �� % ��+ �� �% ��+ �� �& ��+ �� @' ,1* �� ( ��+ �� �( ��+ �� �)
� ��+ E E
�* �* ��* ��* �* �* ( �* 0 �* 8 (�* @ 2�* H @�* P L�* X X�* ` e�* h <�* p G�* x T�* � f�* � x�* � ��* � ��* � ��* � ��* � �+ � �+ � ��+ � ��+ � ��+ � -�+ � ��+ � P�+ � ^�+ � m�+ |�+ ��+ ��+ ��+ �+ ( 8�+ 0 ^�+ 8 ��+ @ ��+ H ��+ P ��+ X �+ ` F�+ h l�+ p ��+ x ��+ � ��+ � ��+ � (�+ � J�+ � t�+ � �+ � ��+ � ��+ � ��+ � E�+ � X�+ � ��+ � ��+ � �+ � &�+ � C�+ `�+ ~�+ ��+ ��+
� ��+ E
�* B �* B ��* B @ ��* B ` �* B � �* B � �* B � �* B � (�* B 2�* B @�* B @ L�* B ` X�* B � e�* B � <�* B � G�* B � T�* B f�* B x�* B @ ��* B ` ��* B � ��* B � ��* B � �+ B � �+ B ��+ B ��+ B @ ��+ B ` -�+ B � ��+ B � P�+ B � ^�+ B � m�+ B |�+ B ��+ B @ ��+ B ` ��+ B � �+ B � 8�+ B � ^�+ B � ��+ B ��+ B ��+ B @ ��+ B ` �+ B � F�+ B � l�+ B � ��+ B � ��+ B ��+ B ��+ B @ (�+ B ` J�+ B � t�+ B � �+ B � ��+ B � ��+ B ��+ B E�+ B @ X�+ B ` ��+ B � ��+ B � �+ B � &�+ B � C�+ B `�+ B ~�+ B @ ��+ B ` ��+ B �
� ��+ XM $ �� �* �i ��* �i �* � j �* � @j �* � �j � � � ��+ � , ��* B ��* B Ŗ* B @ Ӗ* B ` �* B � ��* B � �* B � '�* B � =�* B Q�* B o�* B @ ��* B ` ��* B � ��* B � �* B � ��* B � �* B /( B ,/( B @ 9�* B ` _�* B � ��* B � ��* B � ͘* B � ��* B K/( B q/( B @ �* B ` F�* B � i�* B � ��* B � ��* B � �* B �* B $�* B @ >�* B ` U�* B � q�* B � ��* B � ��* B � Қ* B �.( B ��* B @ �* B ` %�* B � >�* B � Q�* B � h�* B � ��* B ��* B ��* B @ ��* B ` ��* B � Л* B � �* B � ��* B � �* B �* B 3�* B @ D�* B ` U�* B � f�* B � w�* B � ��* B � ��* B ��* B Ɯ* B @ ڜ* B ` �* B � ��* B � �* B � !�* B � 2�* B A�* B U�* B @ i�* B ` }�* B � ��* B � ��* B � ��* B � ˝* B
�* B
�* B @
G�* B `
q�* B �
��* B �
��* B �
�* B �
%�* B ;�* B c�* B @ ��* B ` ��* B � ӟ* B � ��* B � �* B � =�* B ^�* B m�* B @ eI* B ` �I* B � }�* B � ��* B � ��* B � ��* B
��* B
ʠ* B @
��+ B `
�+ B �
�+ B �
�+ B �
/�+ B �
?�+ B N�+ B \�+ B @ q�+ B ` ��+ B � ��+ B � ��+ B � ��+ B � ��+ B ��+ B ��+ B @ �+ B ` �+ B � %�+ B � 9�+ B � M�+ B � `�+ B s�+ B ��+ B @ ��+ B ` ��+ B � ��+ B � ��+ B � ��+ B � �+ B �+ B =�+ B @
� T�+ �* �* �* �* x�* )�* ( ?�* 0 T�* 8 b�* @ l�* H v�* P ��* X ��* ` ��* h ��* p ��* x ġ* � ϡ* � ܡ* � �* � �* � ��* � �* � �* � �* � 2�* � D�* � e�* � ��* � ��* � ��* � ��* � Т* �* ��*
�* !�* 6�* ( K�* 0 `�* 8 v�* @ ��* H ��* P ��* X ϣ* ` �* h ��* p �* x 2�* � Q�* � k�* � ��* � ��* � Τ* � �* � �* � &�* � G�* � c�* � ��* � ��* � ̥* � �* � �* � �* 6�* S�* r�* ��* ��* ( ݦ* 0 �* 8 �* @ �* H 5�* P N�* X i�* ` ��* h ��* p ��* x ا* � �* � �* � )�* � E�* � W�* � i�* � z�* � ��* � ��* � ��* � ƨ* � Ѩ* � �* � �* � �* � �* $�* 1�* G�* T�* e�* ( w�* 0 ��* 8 ��* @ ��* H ��* P ة* X �* ` �( h ��* p
�* x #�* � 6�* � E�* � U�* � i�* � ��* � ~�* � ��* � �' � ��* � 0�' � ֪* � �* � �* � 0�* � K�* � f�* x�* ��* �' ��* �' ( Ы* 0 �* 8 ��* @ �* H �* P -�* X E�* ` U�* h f�* p ��* x ��* � ̬* � �* � �* � <�* � `�* � ��* � ��* � W�* � e�* � ��* � �* � Ԁ* � ��* �
�* � 0�* � S�* w�* "�* A�* ��* ;�* ( c�* 0 h�* 8 ��* @ ��* H ��* P ̈́* X �* ` ��* h �* p .�* x ��* � ֮* � eI* � �I* � JI* � WI* � �H* � �H* � �* � ��* � �* � pH* � �H* � �H* � �H* � !�* � 5�* ��+ d�+ p�+ �+ ��+ ( ��+ 0 ��+ 8 ��+ @ ��+ H ��+ P ��+ X ��+ ` �+ h �+ p -�+ x I�+ � f�+ � ��+ � ��+ � ��+ � ��+ � ��+ � ��+ � �+ � ,�+ � G�+ � `�+ � |�+ � ��+ � ��+ � ��+ � ��+ ��+ ?�* �+ 4�+ K�+ ( h�+ 0 ��+ 8 ��+ @ ��+ H ��+ P ��+ X ��+ ` �+ h �+ p �+ x 5�+ � E�+ � U�+ � b�+ � v�+ � "( � 2( � �' � ��+ � ��+ � ��+ � ��+ � ��+ � �+ � �+ � (�+ � >�+ S�+ g�+ y�+ ��+ ��+ ( ��+ 0 ��+ 8 ��+ @ �+ H ��+ P ��+ X #�+ ` :�+ h [�+ p ~�+ x ��+ � ��+ � ��+ � ��+ � ��+ � �+ � )�+ � B�+ �
� T�+ ` �* B �* B �* B @ �* B ` x�* B � )�* B � ?�* B � T�* B � b�* B l�* B v�* B @ ��* B ` ��* B � ��* B � ��* B � ��* B � ġ* B ϡ* B ܡ* B @ �* B ` �* B � ��* B � �* B � �* B � �* B 2�* B D�* B @ e�* B ` ��* B � ��* B � ��* B � ��* B � Т* B �* B ��* B @
�* B ` !�* B � 6�* B � K�* B � `�* B � v�* B ��* B ��* B @ ��* B ` ϣ* B � �* B � ��* B � �* B � 2�* B Q�* B k�* B @ ��* B ` ��* B � Τ* B � �* B � �* B � &�* B G�* B c�* B @ ��* B ` ��* B � ̥* B � �* B � �* B � �* B 6�* B S�* B @ r�* B ` ��* B � ��* B � ݦ* B � �* B � �* B �* B 5�* B @ N�* B ` i�* B � ��* B � ��* B � ��* B � ا* B
�* B
�* B @
)�* B `
E�* B �
W�* B �
i�* B �
z�* B �
��* B ��* B ��* B @ ƨ* B ` Ѩ* B � �* B � �* B � �* B � �* B $�* B 1�* B @ G�* B ` T�* B � e�* B � w�* B � ��* B � ��* B
��* B
��* B @
ة* B `
�* B �
�( B �
��* B �
�* B �
#�* B 6�* B E�* B @ U�* B ` i�* B � ��* B � ~�* B � ��* B � �' B ��* B 0�' B @ ֪* B ` �* B � �* B � 0�* B � K�* B � f�* B x�* B ��* B @ �' B ` ��* B � �' B � Ы* B � �* B � ��* B �* B �* B @ -�* B ` E�* B � U�* B � f�* B � ��* B � ��* B ̬* B �* B @ �* B ` <�* B � `�* B � ��* B � ��* B � W�* B e�* B ��* B @ �* B ` Ԁ* B � ��* B �
�* B � 0�* B � S�* B w�* B "�* B @ A�* B ` ��* B � ;�* B � c�* B � h�* B � ��* B ��* B ��* B @ ̈́* B ` �* B � ��* B � �* B � .�* B � ��* B ֮* B eI* B @ �I* B ` JI* B � WI* B � �H* B � �H* B � �* B ��* B �* B @ pH* B ` �H* B � �H* B � �H* B � !�* B � 5�* B ��+ B d�+ B @ p�+ B ` �+ B � ��+ B � ��+ B � ��+ B � ��+ B ��+ B ��+ B @ ��+ B ` ��+ B � �+ B � �+ B � -�+ B � I�+ B f�+ B ��+ B @ ��+ B ` ��+ B � ��+ B � ��+ B � ��+ B � �+ B ,�+ B G�+ B @ `�+ B ` |�+ B � ��+ B � ��+ B � ��+ B � ��+ B ��+ B ?�* B @ �+ B ` 4�+ B � K�+ B � h�+ B � ��+ B � ��+ B ��+ B ��+ B @ ��+ B ` ��+ B � �+ B � �+ B � �+ B � 5�+ B E�+ B U�+ B @ b�+ B ` v�+ B � "( B � 2( B � �' B � ��+ B ��+ B ��+ B @ ��+ B ` ��+ B � �+ B � �+ B � (�+ B � >�+ B S�+ B g�+ B @ y�+ B ` ��+ B � ��+ B � ��+ B � ��+ B � ��+ B ! �+ B ! ��+ B @! ��+ B `! #�+ B �! :�+ B �! [�+ B �! ~�+ B �! ��+ B " ��+ B " ��+ B @" ��+ B `" ��+ B �" �+ B �" )�+ B �" B�+ B �"
� c�+ $ �� \! � b' � @ g�* � � r�* � � � � � n�+ � � �+* �+* �+* �+* ,�* >�* ( N�* 0 `�* 8 �'* @ �'* H p�* P ��* X ��* ` �'* h ��* p ��* x �* � �* � �* � ��* � q+* � �* � �* � 4�* � C�* � R�* � c�* � t�* � ��* � ��* � ��* � �* � �*
�* �-* *�* >�* �-* ( V�* 0 j�* 8 ^2* @ ��* H ��* P ��* X ��* ` ��* h �* p �* x �,* � �,* � �* � �* � -* � -* � �* � �* � �-* � t-* � %�* � 9�* � L�* � ^�* � o�* � ��* � ��* ��* �* �* �* + ( + 0 ) + 8 < + @ O + H b + P u + X � + ` � + h � + p � + x � + � � + � � + � � + � + � + � #+ � /+ � ;+ � G+ � T+ � `+ � l+ � x+ � �+ � �+ � �+ �+ �+ �+
+ 2+ ( R+ 0 z+ 8 �+ @ �+ H �+ P + X 7+ ` U+ h y+ p �+ x �+ � �+ � + � + � C+ � f+ � �+ � �+ � �+ � �+ � + � F+ � k+ � �+ � �+ � �+ � �+ "+ B+ j+ �+ �+ ( �+ 0 �+ 8 !+ @ D+ H b+ P �+ X �+ ` �+ h �+ p + x 2+ � X+ � |+ � �+ � �+ � �+ � + � : + � K + � e + � y + � � + � � + � � + �
+ � 8
+ � c
+ �
+ �
+ �
+ + ) + ( O + 0 p + 8 � + @ � + H � + P + X + + ` R + h { + p � + x � + � � + �
+ � B
+ � k
+ � �
+ � �
+ � �
+ � + � 2+ � [+ � �+ � �+ � �+ � �+ � "+ � K+ s+ �+ �+ �+ + ( A+ 0 i+ 8 �+ @ �+ H �+ P
+ X 7+ ` _+ h �+ p �+ x �+ � + � -+ � U+ � + � �+ � �+ � �+ � #+ � K+ � u+ � �+ � �+ � �+ � + � A+ � k+ �+ �+ �+ + 7+ ( a+ 0 �+ 8 �+ @ �+ H + P -+ X W+ ` + h �+ p �+ x �+ � + � I+ � l+ � �+ � �+ � �+ � + � 9+ � c+ � �+ � �+ � �+ � �+ � + � ?+ � `+ �+ �+ �+ �+ $+ ( M+ 0 t+ 8 �+ @ �+ H �+ P + X =+ ` d+ h �+ p �+ x �+ � + � - + � T + � } + � � + � � + � � + � + � G + � q + � � + � � + � � + � + � = + � g + � + � + � + + 3 + ( ] + 0 � + 8 � + @ � + H + P ) + X S + ` { + h � + p � + x � + � !+ � I!+ � q!+ � �!+ � �!+ � �!+ � "+ � ?"+ � g"+ � �"+ � �"+ � �"+ � #+ � 5#+ � ]#+ � �#+
�#+
�#+
$+
+$+
S$+ (
}$+ 0
�$+ 8
�$+ @
�$+ H
�$+ P
�$+ X
%+ `
%+ h
"%+ p
1%+ x
@%+ �
T%+ �
k%+ �
|%+ �
�%+ �
�%+ �
�%+ �
�%+ �
�%+ �
&+ �
8&+ �
b&+ �
�&+ �
�&+ �
�&+ �
�&+ �
'+ 8'+ X'+ }'+ �'+ �'+ ( �'+ 0 (+ 8 ?(+ @ g(+ H �(+ P �(+ X �(+ ` )+ h ))+ p Q)+ x w)+ � �)+ � �)+ � �)+ � *+ � ;*+ � a*+ � �*+ � �*+ � �*+ � ++ � )++ � P++ � y++ � �++ � �++ � �++ ,+ @,+ i,+ �,+ �,+ ( �,+ 0 -+ 8 0-+ @ Y-+ H �-+ P �-+ X �-+ ` �-+ h .+ p I.+ x p.+ � �.+ � �.+ � �.+ � /+ � 9/+ � `/+ � �/+ � �/+ � �/+ � 0+ � )0+ � P0+ � y0+ � �0+ � �0+ � �0+
1+
@1+
i1+
�1+
�1+ (
�1+ 0
2+ 8
+2+ @
U2+ H
w2+ P
�2+ X
�2+ `
�2+ h
3+ p
23+ x
R3+ �
w3+ �
�3+ �
�3+ �
�3+ �
4+ �
04+ �
X4+ �
~4+ �
�4+ �
�4+ �
�4+ �
5+ �
B5+ �
h5+ �
�5+ �
�5+ �5+ 6+ ,6+ R6+ z6+ ( �6+ 0 �6+ 8 �6+ @ 7+ H ?7+ P h7+ X �7+ ` �7+ h �7+ p 8+ x /8+ � X8+ � 8+ � �8+ � �8+ � �8+ � 9+ � H9+ � o9+ � �9+ � �9+ � �9+ � :+ � 8:+ � _:+ � �:+ � �:+ �:+ �:+ (;+ O;+ x;+ ( �;+ 0 �;+ 8 �;+ @ <+ H ?<+ P h<+ X �<+ ` �<+ h �<+ p =+ x /=+ � X=+ � =+ � �=+ � �=+ � �=+ � >+ � H>+ � d>+ � |>+ � �>+ � �>+ � �>+ � �>+ � �>+ � �>+ � �>+ ?+ ?+ ?+ *?+ 8?+ ( G?+ 0 V?+ 8 e?+ @ �?+ H �?+ P �?+ X �?+ ` @+ h =@+ p d@+ x �@+ � �@+ � �@+ � �@+ � A+ � 5A+ � YA+ � |A+ � �A+ � �A+ � �A+ � B+ � +B+ � OB+ � uB+ � �B+ � �B+ �B+
C+ -C+ UC+ uC+ ( �C+ 0 �C+ 8 �C+ @ D+ H 3D+ P ZD+ X xD+ ` �D+ h �D+ p �D+ x E+ � $E+ � BE+ � fE+ � �E+ � �E+ � �E+ � �E+ � F+ � BF+ � iF+ � �F+ � �F+ � �F+ � �F+ � �F+ � G+ G+ /G+ IG+ YG+ oG+ ( �G+ 0 �G+ 8 �G+ @ �G+ H �G+ P �G+ X �G+ ` H+ h )H+ p 9�* x -�* � 5�* � �* � �H* � �* � ��* � �* � O�* � q�* � ��* � 6H+ � @H+ � TH+ � uH+ � �H+ � Y�* � e�* �H+ ��* �H+ �H+ �H+ ( �H+ 0 }�+ 8 ��+ @ ��+ H ��+ P ��+ X ��+ ` �+ h �+ p %�+ x 5�+ � E�+ � U�+ � d�+ � s�+ � ��+ � ��+ � ��+ � ��+ � ��+ � ��+ � ��+ � ��+ � �+ � (�+ � >�+ � U�+ j�+ ��+ ��+ ��+ ��+ (
� ��+ �
�+* B �+* B �+* B @ �+* B ` ,�* B � >�* B � N�* B � `�* B � �'* B �'* B p�* B @ ��* B ` ��* B � �'* B � ��* B � ��* B � �* B �* B �* B @ ��* B ` q+* B � �* B � �* B � 4�* B � C�* B R�* B c�* B @ t�* B ` ��* B � ��* B � ��* B � �* B � �* B
�* B �-* B @ *�* B ` >�* B � �-* B � V�* B � j�* B � ^2* B ��* B ��* B @ ��* B ` ��* B � ��* B � �* B � �* B � �,* B �,* B �* B @ �* B ` -* B � -* B � �* B � �* B � �-* B t-* B %�* B @ 9�* B ` L�* B � ^�* B � o�* B � ��* B � ��* B ��* B �* B @ �* B ` �* B � + B � + B � ) + B � < + B O + B b + B @ u + B ` � + B � � + B � � + B � � + B � � + B
� + B
� + B @
� + B `
+ B �
+ B �
#+ B �
/+ B �
;+ B G+ B T+ B @ `+ B ` l+ B � x+ B � �+ B � �+ B � �+ B �+ B �+ B @ �+ B `
+ B � 2+ B � R+ B � z+ B � �+ B
�+ B
�+ B @
+ B `
7+ B �
U+ B �
y+ B �
�+ B �
�+ B �+ B + B @ + B ` C+ B � f+ B � �+ B � �+ B � �+ B �+ B + B @ F+ B ` k+ B � �+ B � �+ B � �+ B � �+ B "+ B B+ B @ j+ B ` �+ B � �+ B � �+ B � �+ B � !+ B D+ B b+ B @ �+ B ` �+ B � �+ B � �+ B � + B � 2+ B X+ B |+ B @ �+ B ` �+ B � �+ B � + B � : + B � K + B e + B y + B @ � + B ` � + B � � + B �
+ B � 8
+ B � c
+ B �
+ B �
+ B @ �
+ B ` + B � ) + B � O + B � p + B � � + B � + B � + B @ + B ` + + B � R + B � { + B � � + B � � + B � + B
+ B @ B
+ B ` k
+ B � �
+ B � �
+ B � �
+ B � + B 2+ B [+ B @ �+ B ` �+ B � �+ B � �+ B � "+ B � K+ B s+ B �+ B @ �+ B ` �+ B � + B � A+ B � i+ B � �+ B �+ B �+ B @
+ B ` 7+ B � _+ B � �+ B � �+ B � �+ B + B -+ B @ U+ B ` + B � �+ B � �+ B � �+ B � #+ B K+ B u+ B @ �+ B ` �+ B � �+ B � + B � A+ B � k+ B �+ B �+ B @ �+ B ` + B � 7+ B � a+ B � �+ B � �+ B �+ B + B @ -+ B ` W+ B � + B � �+ B � �+ B � �+ B + B I+ B @ l+ B ` �+ B � �+ B � �+ B � + B � 9+ B c+ B �+ B @ �+ B ` �+ B � �+ B � + B � ?+ B � `+ B �+ B �+ B @ �+ B ` �+ B � $+ B � M+ B � t+ B � �+ B ! �+ B ! �+ B @! + B `! =+ B �! d+ B �! �+ B �! �+ B �! �+ B " + B " - + B @" T + B `" } + B �" � + B �" � + B �" � + B �" + B # G + B # q + B @# � + B `# � + B �# � + B �# + B �# = + B �# g + B $ � + B $ � + B @$ � + B `$ + B �$ 3 + B �$ ] + B �$ � + B �$ � + B % � + B % + B @% ) + B `% S + B �% { + B �% � + B �% � + B �% � + B & !+ B & I!+ B @& q!+ B `& �!+ B �& �!+ B �& �!+ B �& "+ B �& ?"+ B ' g"+ B ' �"+ B @' �"+ B `' �"+ B �' #+ B �' 5#+ B �' ]#+ B �' �#+ B ( �#+ B ( �#+ B @( $+ B `( +$+ B �( S$+ B �( }$+ B �( �$+ B �( �$+ B ) �$+ B ) �$+ B @) �$+ B `) %+ B �) %+ B �) "%+ B �) 1%+ B �) @%+ B * T%+ B * k%+ B @* |%+ B `* �%+ B �* �%+ B �* �%+ B �* �%+ B �* �%+ B + &+ B + 8&+ B @+ b&+ B `+ �&+ B �+ �&+ B �+ �&+ B �+ �&+ B �+ '+ B , 8'+ B , X'+ B @, }'+ B `, �'+ B �, �'+ B �, �'+ B �, (+ B �, ?(+ B - g(+ B - �(+ B @- �(+ B `- �(+ B �- )+ B �- ))+ B �- Q)+ B �- w)+ B . �)+ B . �)+ B @. �)+ B `. *+ B �. ;*+ B �. a*+ B �. �*+ B �. �*+ B / �*+ B / ++ B @/ )++ B `/ P++ B �/ y++ B �/ �++ B �/ �++ B �/ �++ B 0 ,+ B 0 @,+ B @0 i,+ B `0 �,+ B �0 �,+ B �0 �,+ B �0 -+ B �0 0-+ B 1 Y-+ B 1 �-+ B @1 �-+ B `1 �-+ B �1 �-+ B �1 .+ B �1 I.+ B �1 p.+ B 2 �.+ B 2 �.+ B @2 �.+ B `2 /+ B �2 9/+ B �2 `/+ B �2 �/+ B �2 �/+ B 3 �/+ B 3 0+ B @3 )0+ B `3 P0+ B �3 y0+ B �3 �0+ B �3 �0+ B �3 �0+ B 4 1+ B 4 @1+ B @4 i1+ B `4 �1+ B �4 �1+ B �4 �1+ B �4 2+ B �4 +2+ B 5 U2+ B 5 w2+ B @5 �2+ B `5 �2+ B �5 �2+ B �5
3+ B �5 23+ B �5 R3+ B 6 w3+ B 6 �3+ B @6 �3+ B `6 �3+ B �6
4+ B �6 04+ B �6 X4+ B �6 ~4+ B 7 �4+ B 7 �4+ B @7 �4+ B `7 5+ B �7 B5+ B �7 h5+ B �7 �5+ B �7 �5+ B 8 �5+ B 8 6+ B @8 ,6+ B `8 R6+ B �8 z6+ B �8 �6+ B �8 �6+ B �8 �6+ B 9 7+ B 9 ?7+ B @9 h7+ B `9 �7+ B �9 �7+ B �9 �7+ B �9 8+ B �9 /8+ B : X8+ B : 8+ B @: �8+ B `: �8+ B �: �8+ B �: 9+ B �: H9+ B �: o9+ B ; �9+ B ; �9+ B @; �9+ B `; :+ B �; 8:+ B �; _:+ B �; �:+ B �; �:+ B < �:+ B < �:+ B @< (;+ B `< O;+ B �< x;+ B �< �;+ B �< �;+ B �< �;+ B = <+ B = ?<+ B @= h<+ B `= �<+ B �= �<+ B �= �<+ B �= =+ B �= /=+ B > X=+ B > =+ B @> �=+ B `> �=+ B �> �=+ B �> >+ B �> H>+ B �> d>+ B ? |>+ B ? �>+ B @? �>+ B `? �>+ B �? �>+ B �? �>+ B �? �>+ B �? �>+ B @ ?+ B @ ?+ B @@ ?+ B `@ *?+ B �@ 8?+ B �@ G?+ B �@ V?+ B �@ e?+ B A �?+ B A �?+ B @A �?+ B `A �?+ B �A @+ B �A =@+ B �A d@+ B �A �@+ B B �@+ B B �@+ B @B �@+ B `B A+ B �B 5A+ B �B YA+ B �B |A+ B �B �A+ B C �A+ B C �A+ B @C B+ B `C +B+ B �C OB+ B �C uB+ B �C �B+ B �C �B+ B D �B+ B D
C+ B @D -C+ B `D UC+ B �D uC+ B �D �C+ B �D �C+ B �D �C+ B E D+ B E 3D+ B @E ZD+ B `E xD+ B �E �D+ B �E �D+ B �E �D+ B �E E+ B F $E+ B F BE+ B @F fE+ B `F �E+ B �F �E+ B �F �E+ B �F �E+ B �F F+ B G BF+ B G iF+ B @G �F+ B `G �F+ B �G �F+ B �G �F+ B �G �F+ B �G G+ B H G+ B H /G+ B @H IG+ B `H YG+ B �H oG+ B �H �G+ B �H �G+ B �H �G+ B I �G+ B I �G+ B @I �G+ B `I �G+ B �I H+ B �I )H+ B �I 9�* B �I -�* B J 5�* B J �* B @J �H* B `J �* B �J ��* B �J �* B �J O�* B �J q�* B K ��* B K 6H+ B @K @H+ B `K TH+ B �K uH+ B �K �H+ B �K Y�* B �K e�* B L �H+ B L ��* B @L �H+ B `L �H+ B �L �H+ B �L �H+ B �L }�+ B �L ��+ B M ��+ B M ��+ B @M ��+ B `M ��+ B �M �+ B �M �+ B �M %�+ B �M 5�+ B N E�+ B N U�+ B @N d�+ B `N s�+ B �N ��+ B �N ��+ B �N ��+ B �N ��+ B O ��+ B O ��+ B @O ��+ B `O ��+ B �O �+ B �O (�+ B �O >�+ B �O U�+ B P j�+ B P ��+ B @P ��+ B `P ��+ B �P ��+ B �P
� ��+
4 %I+ B BI+ B _I+ B @ kI+ B ` wI+ B � �I+ B � (+* B � �.* B � "3* B �I+ B �I+ B @ �I+ B ` �1* B � �I+ B � r2* B � �I+ B � �I+ B �2* B �2* B @ �I+ B ` J+ B � �2* B � 7J+ B � �2* B � NJ+ B gJ+ B ~J+ B @ �J+ B ` �J+ B � �J+ B � �J+ B � �J+ B � �J+ B K+ B %K+ B @ <K+ B ` SK+ B � cK+ B � sK+ B � �K+ B � �K+ B �K+ B �K+ B @ �K+ B ` �+ B � �+ B � �+ B � �K+ B � �K+ B L+ B !L+ B @ ;L+ B ` UL+ B � oL+ B � �L+ B � �L+ B � �L+ B �L+ B �L+ B @ M+ B ` M+ B � 7M+ B � QM+ B � kM+ B � �M+ B �M+ B �M+ B @ �M+ B ` �M+ B � N+ B � N+ B � 7N+ B � PN+ B iN+ B �N+ B @ �N+ B ` �N+ B � }$+ B � �N+ B � �N+ B � �N+ B
O+ B
&O+ B @
CO+ B `
`O+ B �
}O+ B �
�O+ B �
�O+ B �
�O+ B �O+ B P+ B @ %P+ B ` @P+ B � [P+ B � vP+ B � �P+ B � �P+ B �P+ B �P+ B @ Q+ B ` Q+ B � =Q+ B � ZQ+ B � wQ+ B � �Q+ B
�Q+ B
�Q+ B @
�Q+ B `
R+ B �
%R+ B �
BR+ B �
_R+ B �
|R+ B �R+ B �R+ B @ �R+ B ` �R+ B �
S+ B � &S+ B � BS+ B � ^S+ B yS+ B �S+ B @ �S+ B ` �S+ B � �S+ B � T+ B � T+ B � <T+ B YT+ B vT+ B @ �T+ B ` �T+ B � �T+ B � �T+ B � U+ B � $U+ B �$+ B �$+ B @ %+ B ` AU+ B � @%+ B � OU+ B � H>+ B � kU+ B }U+ B �U+ B @ �U+ B ` �U+ B � �U+ B � V+ B � V+ B � 9V+ B SV+ B mV+ B @ �V+ B ` �V+ B � �V+ B � �V+ B � �V+ B � W+ B -W+ B IW+ B @ eW+ B ` �W+ B � �W+ B � �W+ B � �W+ B � �W+ B
X+ B )X+ B @ EX+ B ` _X+ B � yX+ B � �X+ B � �X+ B � �X+ B �X+ B �X+ B @ Y+ B ` 1Y+ B � MY+ B � iY+ B � �Y+ B � �Y+ B �Y+ B �Y+ B @ �Y+ B ` Z+ B � -Z+ B � IZ+ B � �>+ B � �>+ B eZ+ B uZ+ B @ �Z+ B ` �Z+ B � �Z+ B � �Z+ B � �Z+ B � �Z+ B �Z+ B [+ B @ -[+ B ` G[+ B � a[+ B � z[+ B � �[+ B � �[+ B �[+ B �[+ B @ �[+ B ` \+ B � )\+ B � C\+ B � ]\+ B � w\+ B �\+ B �\+ B @ �\+ B ` �\+ B � �\+ B � ]+ B � )]+ B � B]+ B []+ B s]+ B @ �G+ B ` �G+ B � �G+ B � �]+ B � �]+ B � �]+ B �]+ B H+ B @ YG+ B ` @H+ B � �]+ B � �* B � �* B � ��* B ��* B �* B @ �* B ` �]+ B � �H+ B � �]+ B � }�+ B � ��+ B U�+ B d�+ B @ s�+ B ` ��+ B � ��+ B � ��+ B � ��+ B �
�+ B �+ B /�+ B @ A�+ B ` R�+ B � d�+ B � }�+ B � ��+ B � ��+ B ! ��+ B ! ��+ B @! ��+ B `! �+ B �!
� �+ H1 $ � ^+ � � ^+ � � ^+ � �"' � @ �"' � � �"' � � �"' �
�4* @
�4* `
�4* �
'^+ 8 �
(�+ 8 �
� ) F� �
>^+ �� �1 � � � ?�+ X �;* B <* B <* B @ )<* B ` @<* B � �<* B � �;* B � �|+ B � �|+ B �|+ B �|+ B @ �|+ B ` �|+ B � S�+ B � c�+ B � o�+ B � ~�+ B ��+ B ��+ B @ ��+ B ` ��+ B � ��+ B �
� ��+ 5 5 T8* d8* w8* �8* �8* �8* ( �8* 0 s9* 8 �9* @ �9* H �9* P �9* X #:* ` 3:* h C:* p `;* x �;* � �;* � �:* � �:* � ,8* � ?8* � }+ � :* � ,}+ � @}+ � X}+ � t}+ � �}+ � �}+ � �}+ � �* � ��+ �+ �+ �+ .�+ <�+ ( E�+ 0 N�+ 8 _�+ @ q�+ H ~�+ P ��+ X ��+ ` ��+ h ��+ p ��+ x ��+ � ��+ � �+ � �+ � �+ �
1�+ 5 � T8* B d8* B w8* B @ �8* B ` �8* B � �8* B � �8* B � s9* B � �9* B �9* B �9* B @ �9* B ` #:* B � 3:* B � C:* B � `;* B � �;* B �;* B �:* B @ �:* B ` ,8* B � ?8* B � }+ B � :* B � ,}+ B @}+ B X}+ B @ t}+ B ` �}+ B � �}+ B � �}+ B � �* B � ��+ B �+ B �+ B @ �+ B ` .�+ B � <�+ B � E�+ B � N�+ B � _�+ B q�+ B ~�+ B @ ��+ B ` ��+ B � ��+ B � ��+ B � ��+ B � ��+ B ��+ B �+ B @ �+ B ` �+ B �
@�+ hK $ � �
@Z C=*
�Z M=*
�Z '^+ 8 [
J�+ ! d S�+ B a�+ B t�+ B @ ��+ B ` ��+ B � ��+ B � ��+ 8 � ��+ 8 � ��+ 8 � ��+ 8 � ��+ 8 � �+ 8 � �+ B /�+ B @�+ B @ Q�+ B ` a�+ B � p�+ B � ��+ B � ��+ B � ��+ B ��" B ��+ B @ ��+ B ` W&* B � ��+ 8 � ��+ 8 � ��+ 8 � �+ 8 � �+ 8 � '�+ 8 � :�+ B � I�+ B V�+ p j�+ 8 w�+ 8 ��+ 0$ ��+ 8 0 J�+
@ ��+ 8 ` ��+ � ��+ � ��+
� ��+ � ��+ ��+ �+ �� �+ �� @ (�+ p 8�+ x G�+ � Z�+ � l�+ � ��+ � ��+ � ��+ � ��+ � ��+ � �}* � �+ �� � �+ �� � �+ ( -�+ 0 B�+ 8 V�+ @ o�+ H ��+ P ��+ X ��+ ` ��+ h ��+ p ��+ x
�+ � #�+ � 8�+ � M�+ � b�+ � w�+ � ��+ � ��+ � ��+ � ��+ � ��+ � ��+ � �+ � �+ � /�+ � ?�+ � T�+ i�+ y�+ ��+ �� ��+ �� H ��+ �� x ��+ �� � ��) � ��) � ��+ � ��+ � ��+ � �+ #�+ 6�+ H�+ [�+ n�+ ( ��+ 0 ��+ 8 ��+ @ ��+ H ��+ P �+ X *�+ ` D�+ h ^�+ p x�+ x ��+ � ��+ � ��+ � ��+ � �+ � !�+ � :�+ � ��* � T�+ � s�+ � ��+ � ��+ � ��+ � ��+ � ��+ � ��+ � �+ #�+ ��) <�+ L�+ \�+ ( l�+ 0 |�+ 8 ��+ @ ��+ H ��+ P ��+ X ��+ ` ��+ h �+ p $�+ x :�+ � P�+ � f�+ � |�+ � ��+ � ��+ � ��+ � ��+ � ��+ � ��+ � ��+ � �+ � �) � �+ � �+ � $�+ � /�+ :�+ E�+ P�+ [�+ f�+ ( ��+ 0 ��+ 8 ��+ @ ��+ H ��+ P ��+ X ��+ ` ��+ h
�+ p �+ x +�+ � 1�* � N�* � k�* � ��* � ��* � >�+ � Z�+ � v�+ � ��+ � ��+ � ��+ � �+ � ��+ � ��+ � �+ � %�+ :�+ H�+ V�+ d�+ r�+ ( ��+ 0 ��+ 8 ��+ @ ��+ H ��+ P ��+ X ��+ ` ��+ h �+ p �+ x * � ُ* � �* � �* � /�+ � I�+ � c�+ � }�+ � ��+ � ��+ � ��+ � ��+ � �+ � (�+ � B�+ � \�+ � v�+ ��+ ��+ ��+ ��+ ��+ ( �+ 0 3�+ 8 Q�+ @ o�+ H ��+ P ��+ X ��+ ` ��+ h �+ p &�+ x �* � 8�* � R�* � l�* � 6�* � N�* � f�* � ~�* � ��* � Ȏ* � ݎ* � �* � �* � �* � E�+ � ^�+ � i�+ ��+ ��+ ��+ ��+ ��+ ( ��+ 0 ��+ 8 �+ @ -�+ H G�+ P \�+ X q�+ ` ��+ h ��+ �� p
��+ � P ��+ B ��+ B �+ �� @ �+ �� (�+ B � 8�+ B � G�+ B Z�+ B l�+ B @ ��+ B ` ��+ B � ��+ B � ��+ B � ��+ B � �}* B �+ �� �+ �� � �+ B � -�+ B � B�+ B � V�+ B o�+ B ��+ B @ ��+ B ` ��+ B � ��+ B � ��+ B � ��+ B �
�+ B #�+ B 8�+ B @ M�+ B ` b�+ B � w�+ B � ��+ B � ��+ B � ��+ B ��+ B ��+ B @ ��+ B ` �+ B � �+ B � /�+ B � ?�+ B � T�+ B i�+ B y�+ B @ ��+ �� ` ��+ �� ��+ �� � ��+ �� �
��) B ` ��) B � ��+ B � ��+ B � ��+ B � �+ B #�+ B 6�+ B @ H�+ B ` [�+ B � n�+ B � ��+ B � ��+ B � ��+ B
��+ B
��+ B @
�+ B `
*�+ B �
D�+ B �
^�+ B �
x�+ B �
��+ B ��+ B ��+ B @ ��+ B ` �+ B � !�+ B � :�+ B � ��* B � T�+ B s�+ B ��+ B @ ��+ B ` ��+ B � ��+ B � ��+ B � ��+ B � �+ B #�+ B ��) B @ <�+ B ` L�+ B � \�+ B � l�+ B � |�+ B � ��+ B ��+ B ��+ B @ ��+ B ` ��+ B � ��+ B � �+ B � $�+ B � :�+ B P�+ B f�+ B @ |�+ B ` ��+ B � ��+ B � ��+ B � ��+ B � ��+ B ��+ B ��+ B @ �+ B ` �) B � �+ B � �+ B � $�+ B � /�+ B :�+ B E�+ B @ P�+ B ` [�+ B � f�+ B � ��+ B � ��+ B � ��+ B ��+ B ��+ B @ ��+ B ` ��+ B � ��+ B �
�+ B � �+ B � +�+ B 1�* B N�* B @ k�* B ` ��* B � ��* B � >�+ B � Z�+ B � v�+ B ��+ B ��+ B @ ��+ B ` �+ B � ��+ B � ��+ B � �+ B � %�+ B :�+ B H�+ B @ V�+ B ` d�+ B � r�+ B � ��+ B � ��+ B � ��+ B ��+ B ��+ B @ ��+ B ` ��+ B � ��+ B � �+ B � �+ B � * B ُ* B �* B @ �* B ` /�+ B � I�+ B � c�+ B � }�+ B � ��+ B ��+ B ��+ B @ ��+ B ` �+ B � (�+ B � B�+ B � \�+ B � v�+ B ��+ B ��+ B @ ��+ B ` ��+ B � ��+ B � �+ B � 3�+ B � Q�+ B o�+ B ��+ B @ ��+ B ` ��+ B � ��+ B � �+ B � &�+ B � �* B 8�* B R�* B @ l�* B ` 6�* B � N�* B � f�* B � ~�* B � ��* B Ȏ* B ݎ* B @ �* B ` �* B � �* B � E�+ B � ^�+ B � i�+ B ��+ B ��+ B @ ��+ B ` ��+ B � ��+ B � ��+ B � ��+ B � �+ B ! -�+ B ! G�+ B @! \�+ B `! q�+ B �! ��+ B �! ��+ �� �!
��+ . D ��+ B ��+ �� z* B � �}* B ��+ �� ��+ �� � �+ B � �+ B � 0�+ B � F�+ B \�+ B r�+ �� @ ��+ �� ��+ B � ��+ B � �) B ��+ B ��+ B @ ��+ B ` �+ B � @�) B � �+ B � $�+ B � 6�+ B H�+ B Z�+ B @ ��+ B ` �+ B � g}* B � ~}* B � l�+ B � ��+ B Y�* B ��+ B @ ��+ B ` ��+ B � q�* B � ��+ B � ��+ B � �+ B ��+ B ��+ B @ �+ B ` %�+ B � ��+ �� �
�+ �� `
�+ . � ,�+ B 6�+ B C�+ B @ L�+ B ` ]�+ B � m�+ B � x�+ B � ��+ B � ��+ B ��+ B ��+ B @ ��+ B ` ��+ B � ��+ B � ��+ B � �+ B � �+ B )�+ B ?�+ B @ W�+ B ` b�+ B � t�+ B � ��+ B � ��+ B � ��+ B ��+ B ��+ B @ �+ B ` 2�+ B � E�+ B � [�+ B � z�+ B � ��+ B ��+ B ��+ B @ ��+ B ` ��+ B � ��+ B � �+ B � �+ B � 7�+ B W�+ B c�+ B @ z�+ B ` ��+ B � ��+ B �
��+ } � ,�+ B ��+ B ��+ B @ ��+ B ` �+ B � �+ B � ,�+ B � 9�+ B � G�+ B a�+ B v�+ B @ ��+ B ` ��+ B � ��+ B � �+ B � �+ B � �+ B �+ B �+ B @ *�+ B ` <�+ B � P�+ B � k�+ B � |�+ B � ��+ B ��+ B ��+ B @ �+ B ` �+ B � ��+ B � �+ B � �+ B � +�+ B ;�+ B L�+ B @ ^�+ B ` n�+ B � ��+ B � ��+ B � ��+ B � �+ B �+ B �+ B @
�+ B ` �+ B � #�+ B � 2�+ B � A�+ B � O�+ B [�+ B p�+ B @ ��+ B ` ��+ B � ��+ B � �+ B � �+ B � ��+ B ��+ B �+ B @ �+ B ` ��+ B � �+ B � ,�+ B � I�+ B � i�+ B ��+ B W�+ B @ ��+ B ` ��+ B � �+ B � �+ B � �+ B � �+ B 0�+ B A�+ B @ U�+ B ` m�+ B � ��+ B � ��+ B � ��+ B � �+ B
�+ B
�+ B @
�+ B `
!�+ B �
:�+ B �
R�+ B �
k�+ B �
��+ B ��+ B ��+ B @ �+ B ` �+ B � �+ B � "�+ B � A�+ B � ^�+ B p�+ B ��+ B @ ��+ B ` ��+ B � �+ B � �+ B � �+ B � ��+ B
�+ B
5�+ B @
P�+ B `
h�+ B �
��+ B �
��+ B �
�+ B �
��+ B �+ B �+ B @ W�+ B ` c�+ B � �+ B � z�+ B � �+ B � �+ B '�+ B :�+ B @ L�+ B ` X�+ B �
j�+ } } ,�+ ��+ ��+ ��+ �+ �+ ( ,�+ 0 9�+ 8 G�+ @ a�+ H v�+ P ��+ X ��+ ` ��+ h �+ p �+ x �+ � �+ � �+ � *�+ � <�+ � P�+ � k�+ � |�+ � ��+ � ��+ � ��+ � �+ � �+ � ��+ � �+ � �+ � +�+ ;�+ L�+ ^�+ n�+ ��+ ( ��+ 0 ��+ 8 �+ @ �+ H �+ P
�+ X �+ ` #�+ h 2�+ p A�+ x O�+ � [�+ � p�+ � ��+ � ��+ � ��+ � �+ � �+ � ��+ � ��+ � �+ � �+ � ��+ � �+ � ,�+ � I�+ � i�+ ��+ W�+ ��+ ��+ �+ ( �+ 0 �+ 8 �+ @ 0�+ H A�+ P U�+ X m�+ ` ��+ h ��+ p ��+ x �+ � �+ � �+ � �+ � !�+ � :�+ � R�+ � k�+ � ��+ � ��+ � ��+ � �+ � �+ � �+ � "�+ � A�+ � ^�+ p�+ ��+ ��+ ��+ �+ ( �+ 0 �+ 8 ��+ @ �+ H 5�+ P P�+ X h�+ ` ��+ h ��+ p �+ x ��+ � �+ � �+ � W�+ � c�+ � �+ � z�+ � �+ � �+ � '�+ � :�+ � L�+ � X�+ �
{�+ H $ � ��+
� ��+
� ��+
��+ 8 � ��+ B �+ B �+ B @ �+ B ` �+ B � /�+ B � E�+ B � Z�+ B � p�+ B ��+ B ��+ B @ ��+ B ` �+ B � �+ B � ��+ B � , B � ' , B < , B X , B @ m , B ` � , B � � , B � � , B � � , B � � , B , B , B @ 1, B ` M, B � b, B � ~, B � �, B � �, B �, B �, B @ , B ` , B � 6, B � K, B � h, B � }, B �, B �, B @ �, B ` �, B � �, B � , B � *, B � D, B ^, B x, B @ �, B ` �, B � �, B � �, B � �, B �
, � � , B /, B H, B @ b, B ` �, B � �, B � �, B � �, B � �+ B �, B , B @ , B ` B, B � Y, B � o, B � �, B � �, B �, B �, B @ �, B ` �, B � , B � ., B � D, B � W, B l, B �, B @ �, B ` �, B � �, B � �, B �
, B � &, B @, B Z, B @ x, B ` �, B � �, B � �, B � �, B � �, B , B , B @ -, B ` @, B � U, B � k, B � , B � �, B �, B �, B @ �, B ` , B � ) , B � C , B � a , B � s , B � , B � , B @ � , B ` � , B � � , B �
, B �
, B � )
, B >
, B T
, B @ h
, B ` �
, B � �
, B � �
, B � �
, B � �
, B , B , , B @ J , B ` \ , B � t , B � � , B � � , B � � , B
� , B
� , B @
� , B `
, B �
' , B �
= , B �
Q , B �
j , B � , B � , B @ � , B ` � , B � � , B �
, B � 3
, B � E
, B ]
, B u
, B @ �
, B ` �
, B � �
, B � ��+ B � , B � ' , B
< , B
X , B @
m , B `
� , B �
� , B �
� , B �
� , B �
� , B , B , B @ 1, B ` M, B � b, B � ~, B � �, B � �
, B �
, B , B @ 3, B ` S, B � k, B � �, B � ` * B � �, B �, B � * B @ �, B ` �, B � , B � ., B � G, B � ], B }, B �, B @ �, B ` �, B � �, B � �, B � , B � *, B D, B ^, B @ x, B ` w, B � �, B � �, B � �, B � �, B , B 4, B @ S, B ` s, B � �, B � �, B � �, B �
!
�, � � , /, H, b, �, �, ( �, 0 �, 8 �+ @ �, H , P , X B, ` Y, h o, p �, x �, � �, � �, � �, � �, � , � ., � D, � W, � l, � �, � �, � �, � �, � �, �
, � &, @, Z, x, �, �, ( �, 0 �, 8 �, @ , H , P -, X @, ` U, h k, p , x �, � �, � �, � �, � , � ) , � C , � a , � s , � � , � � , � � , � � , � � , �
, �
, � )
, >
, T
, h
, �
, �
, ( �
, 0 �
, 8 �
, @ , H , , P J , X \ , ` t , h � , p � , x � , � � , � � , � � , � , � ' , � = , � Q , � j , � � , � � , � � , � � , � � , �
, � 3
, � E
, ]
, u
, �
, �
, �
, ( ��+ 0 , 8 ' , @ < , H X , P m , X � , ` � , h � , p � , x � , � , � , � 1, � M, � b, � ~, � �, � �
, � �
, � , � 3, � S, � k, � �, � ` * � �, �, � * �, �, , ( ., 0 G, 8 ], @ }, H �, P �, X �, ` �, h �, p , x *, � D, � ^, � x, � w, � �, � �, � �, � �, � , � 4, � S, � s, � �, � �, � �, �
#
�, 0 $ � �, &
� , '
, (
@
$
"
", 9, L, _, r, �, �, �, �
*
�
,
�
.
�
0
h
2
4
�
6
8
:
'�
<
�
>
�
@
�
B
�� %
�
� �
� � n� x� � �, � $ B� �, : H
�* �� �* �� � '�* �� � 4�* �� @ @�* �� L�* �� � X�* �� � e�* �� @ r�* �� ��* �� � ��* �� � ��* �� @ ��+ �� ��+ �� � ��+ �� �
�+ �� @ !�+ �� =�+ �� � Y�+ �� �
u�+ �� @ ��+ �� ��+ �� � ��+ �� � ��+ �� @ ��+ �� �+ �� � 4�+ �� � O�+ �� @ i�+ �� ��+ �� � ��+ �� � ��+ �� @ ��+ �� ��+ �� � �+ �� � -�+ �� @ H�+ �� c�+ �� � ~�+ �� � ��+ �� @ ��+ �� ��+ �� � ��+ �� � �+ �� @ �+ �� ! +�+ �� �! E�+ �� �" X�+ �� @# g�+ B $ ��+ B $ ��+ �� @$ ��+ �� % ��+ �� �% ��+ �� �& ��+ �� @' ,1* �� ( ��+ �� �( ��+ �� �)
R
, J J
�* �* ��* ��* �* �* ( �* 0 �* 8 (�* @ 2�* H @�* P L�* X X�* ` e�* h <�* p G�* x T�* � f�* � x�* � ��* � ��* � ��* � ��* � �+ � �+ � ��+ � ��+ � ��+ � -�+ � ��+ � P�+ � ^�+ � m�+ |�+ ��+ ��+ ��+ �+ ( 8�+ 0 ^�+ 8 ��+ @ ��+ H ��+ P ��+ X �+ ` F�+ h l�+ p ��+ x ��+ � ��+ � ��+ � (�+ � J�+ � t�+ � �+ � ��+ � ��+ � ��+ � E�+ � X�+ � ��+ � ��+ � �+ � &�+ � C�+ `�+ ~�+ ��+ ��+ , ( +, 0 H, 8 b, @ ~, H
T
�, J (
�* B �* B ��* B @ ��* B ` �* B � �* B � �* B � �* B � (�* B 2�* B @�* B @ L�* B ` X�* B � e�* B � <�* B � G�* B � T�* B f�* B x�* B @ ��* B ` ��* B � ��* B � ��* B � �+ B � �+ B ��+ B ��+ B @ ��+ B ` -�+ B � ��+ B � P�+ B � ^�+ B � m�+ B |�+ B ��+ B @ ��+ B ` ��+ B � �+ B � 8�+ B � ^�+ B � ��+ B ��+ B ��+ B @ ��+ B ` �+ B � F�+ B � l�+ B � ��+ B � ��+ B ��+ B ��+ B @ (�+ B ` J�+ B � t�+ B � �+ B � ��+ B � ��+ B ��+ B E�+ B @ X�+ B ` ��+ B � ��+ B � �+ B � &�+ B � C�+ B `�+ B ~�+ B @ ��+ B ` ��+ B � , B � +, B � H, B � b, B ~, B
V
�, XM $ �� �* �i ��* �i �* Y
j �* Z
@j �* [
�j S
U
W
�, y � ��* B ��* B Ŗ* B @ Ӗ* B ` �* B � ��* B � �* B � '�* B � =�* B Q�* B o�* B @ ��* B ` ��* B � ��* B � �* B � ��* B � �* B /( B ,/( B @ 9�* B ` _�* B � ��* B � ��* B � ͘* B � ��* B K/( B q/( B @ �* B ` F�* B � i�* B � ��* B � ��* B � �* B �* B $�* B @ >�* B ` U�* B � q�* B � ��* B � ��* B � Қ* B �.( B ��* B @ �* B ` %�* B � >�* B � Q�* B � h�* B � ��* B ��* B ��* B @ ��* B ` ��* B � Л* B � �* B � ��* B � �* B �* B 3�* B @ D�* B ` U�* B � f�* B � w�* B � ��* B � ��* B ��* B Ɯ* B @ ڜ* B ` �* B � ��* B � �* B � !�* B � 2�* B A�* B U�* B @ i�* B ` }�* B � ��* B � ��* B � ��* B � ˝* B
�* B
�* B @
G�* B `
q�* B �
��* B �
��* B �
�* B �
%�* B ;�* B c�* B @ ��* B ` ��* B � ӟ* B � ��* B � �* B � =�* B ^�* B m�* B @ eI* B ` �I* B � }�* B � ��* B � ��* B � ��* B
��* B
ʠ* B @
��+ B `
�+ B �
�+ B �
�+ B �
/�+ B �
?�+ B N�+ B \�+ B @ q�+ B ` ��+ B � ��+ B � ��+ B � ��+ B � ��+ B
\
�, � � �* �* �* �* x�* )�* ( ?�* 0 T�* 8 b�* @ l�* H v�* P ��* X ��* ` ��* h ��* p ��* x ġ* � ϡ* � ܡ* � �* � �* � ��* � �* � �* � �* � 2�* � D�* � e�* � ��* � ��* � ��* � ��* � Т* �* ��*
�* !�* 6�* ( K�* 0 `�* 8 v�* @ ��* H ��* P ��* X ϣ* ` �* h ��* p �* x 2�* � Q�* � k�* � ��* � ��* � Τ* � �* � �* � &�* � G�* � c�* � ��* � ��* � ̥* � �* � �* � �* 6�* S�* r�* ��* ��* ( ݦ* 0 �* 8 �* @ �* H 5�* P N�* X i�* ` ��* h ��* p ��* x ا* � �* � �* � )�* � E�* � W�* � i�* � z�* � ��* � ��* � ��* � ƨ* � Ѩ* � �* � �* � �* � �* $�* 1�* G�* T�* e�* ( w�* 0 ��* 8 ��* @ ��* H ��* P ة* X �* ` �( h ��* p
�* x #�* � 6�* � E�* � U�* � i�* � ��* � ~�* � ��* � �' � ��* � 0�' � ֪* � �* � �* � 0�* � K�* � f�* x�* ��* �' ��* �' ( Ы* 0 �* 8 ��* @ �* H �* P -�* X E�* ` U�* h f�* p ��* x ��* � ̬* � �* � �* � <�* � `�* � ��* � ��* � W�* � e�* � ��* � �* � Ԁ* � ��* �
�* � 0�* � S�* w�* "�* A�* ��* ;�* ( c�* 0 h�* 8 ��* @ ��* H ��* P ̈́* X �* ` ��* h �* p .�* x ��* � ֮* � eI* � �I* � JI* � WI* � �H* � �H* � �* � ��* � �* � pH* � �H* � �H* � �H* � !�* � 5�* ��+ d�+ p�+ �+ ��+ ( ��+ 0 ��+ 8 ��+ @ ��+ H ��+ P ��+ X ��+ ` �+ h �+ p -�+ x I�+ � f�+ � ��+ � ��+ � ��+ � ��+ � ��+ �
^
�, � \ �* B �* B �* B @ �* B ` x�* B � )�* B � ?�* B � T�* B � b�* B l�* B v�* B @ ��* B ` ��* B � ��* B � ��* B � ��* B � ġ* B ϡ* B ܡ* B @ �* B ` �* B � ��* B � �* B � �* B � �* B 2�* B D�* B @ e�* B ` ��* B � ��* B � ��* B � ��* B � Т* B �* B ��* B @
�* B ` !�* B � 6�* B � K�* B � `�* B � v�* B ��* B ��* B @ ��* B ` ϣ* B � �* B � ��* B � �* B � 2�* B Q�* B k�* B @ ��* B ` ��* B � Τ* B � �* B � �* B � &�* B G�* B c�* B @ ��* B ` ��* B � ̥* B � �* B � �* B � �* B 6�* B S�* B @ r�* B ` ��* B � ��* B � ݦ* B � �* B � �* B �* B 5�* B @ N�* B ` i�* B � ��* B � ��* B � ��* B � ا* B
�* B
�* B @
)�* B `
E�* B �
W�* B �
i�* B �
z�* B �
��* B ��* B ��* B @ ƨ* B ` Ѩ* B � �* B � �* B � �* B � �* B $�* B 1�* B @ G�* B ` T�* B � e�* B � w�* B � ��* B � ��* B
��* B
��* B @
ة* B `
�* B �
�( B �
��* B �
�* B �
#�* B 6�* B E�* B @ U�* B ` i�* B � ��* B � ~�* B � ��* B � �' B ��* B 0�' B @ ֪* B ` �* B � �* B � 0�* B � K�* B � f�* B x�* B ��* B @ �' B ` ��* B � �' B � Ы* B � �* B � ��* B �* B �* B @ -�* B ` E�* B � U�* B � f�* B � ��* B � ��* B ̬* B �* B @ �* B ` <�* B � `�* B � ��* B � ��* B � W�* B e�* B ��* B @ �* B ` Ԁ* B � ��* B �
�* B � 0�* B � S�* B w�* B "�* B @ A�* B ` ��* B � ;�* B � c�* B � h�* B � ��* B ��* B ��* B @ ̈́* B ` �* B � ��* B � �* B � .�* B � ��* B ֮* B eI* B @ �I* B ` JI* B � WI* B � �H* B � �H* B � �* B ��* B �* B @ pH* B ` �H* B � �H* B � �H* B � !�* B � 5�* B ��+ B d�+ B @ p�+ B ` �+ B � ��+ B � ��+ B � ��+ B � ��+ B ��+ B ��+ B @ ��+ B ` ��+ B � �+ B � �+ B � -�+ B � I�+ B f�+ B ��+ B @ ��+ B ` ��+ B � ��+ B � ��+ B �
`
�, $ �� \! � b' c
@ g�* d
� r�* e
� ]
_
a
�, � � �+* �+* �+* �+* ,�* >�* ( N�* 0 `�* 8 �'* @ �'* H p�* P ��* X ��* ` �'* h ��* p ��* x �* � �* � �* � ��* � q+* � �* � �* � 4�* � C�* � R�* � c�* � t�* � ��* � ��* � ��* � �* � �*
�* �-* *�* >�* �-* ( V�* 0 j�* 8 ^2* @ ��* H ��* P ��* X ��* ` ��* h �* p �* x �,* � �,* � �* � �* � -* � -* � �* � �* � �-* � t-* � %�* � 9�* � L�* � ^�* � o�* � ��* � ��* ��* �* �* �* + ( + 0 ) + 8 < + @ O + H b + P u + X � + ` � + h � + p � + x � + � � + � � + � � + � + � + � #+ � /+ � ;+ � G+ � T+ � `+ � l+ � x+ � �+ � �+ � �+ �+ �+ �+
+ 2+ ( R+ 0 z+ 8 �+ @ �+ H �+ P + X 7+ ` U+ h y+ p �+ x �+ � �+ � + � + � C+ � f+ � �+ � �+ � �+ � �+ � + � F+ � k+ � �+ � �+ � �+ � �+ "+ B+ j+ �+ �+ ( �+ 0 �+ 8 !+ @ D+ H b+ P �+ X �+ ` �+ h �+ p + x 2+ � X+ � |+ � �+ � �+ � �+ � + � : + � K + � e + � y + � � + � � + � � + �
+ � 8
+ � c
+ �
+ �
+ �
+ + ) + ( O + 0 p + 8 � + @ � + H � + P + X + + ` R + h { + p � + x � + � � + �
+ � B
+ � k
+ � �
+ � �
+ � �
+ � + � 2+ � [+ � �+ � �+ � �+ � �+ � "+ � K+ s+ �+ �+ �+ + ( A+ 0 i+ 8 �+ @ �+ H �+ P
+ X 7+ ` _+ h �+ p �+ x �+ � + � -+ � U+ � + � �+ � �+ � �+ � #+ � K+ � u+ � �+ � �+ � �+ � + � A+ � k+ �+ �+ �+ + 7+ ( a+ 0 �+ 8 �+ @ �+ H + P -+ X W+ ` + h �+ p �+ x �+ � + � I+ � l+ � �+ � �+ � �+ � + � 9+ � c+ � �+ � �+ � �+ � �+ � + � ?+ � `+ �+ �+ �+ �+ $+ ( M+ 0 t+ 8 �+ @ �+ H �+ P + X =+ ` d+ h �+ p �+ x �+ � + � - + � T + � } + � � + � � + � � + � + � G + � q + � � + � � + � � + � + � = + � g + � + � + � + + 3 + ( ] + 0 � + 8 � + @ � + H + P ) + X S + ` { + h � + p � + x � + � !+ � I!+ � q!+ � �!+ � �!+ � �!+ � "+ � ?"+ � g"+ � �"+ � �"+ � �"+ � #+ � 5#+ � ]#+ � �#+
�#+
�#+
$+
+$+
S$+ (
}$+ 0
�$+ 8
�$+ @
�$+ H
�$+ P
�$+ X
%+ `
%+ h
"%+ p
1%+ x
@%+ �
T%+ �
k%+ �
|%+ �
�%+ �
�%+ �
�%+ �
�%+ �
�%+ �
&+ �
8&+ �
b&+ �
�&+ �
�&+ �
�&+ �
�&+ �
'+ 8'+ X'+ }'+ �'+ �'+ ( �'+ 0 (+ 8 ?(+ @ g(+ H �(+ P �(+ X �(+ ` )+ h ))+ p Q)+ x w)+ � �)+ � �)+ � �)+ � *+ � ;*+ � a*+ � �*+ � �*+ � �*+ � ++ � )++ � P++ � y++ � �++ � �++ � �++ ,+ @,+ i,+ �,+ �,+ ( �,+ 0 -+ 8 0-+ @ Y-+ H �-+ P �-+ X �-+ ` �-+ h .+ p I.+ x p.+ � �.+ � �.+ � �.+ � /+ � 9/+ � `/+ � �/+ � �/+ � �/+ � 0+ � )0+ � P0+ � y0+ � �0+ � �0+ � �0+
1+
@1+
i1+
�1+
�1+ (
�1+ 0
2+ 8
+2+ @
U2+ H
w2+ P
�2+ X
�2+ `
�2+ h
3+ p
23+ x
R3+ �
w3+ �
�3+ �
�3+ �
�3+ �
4+ �
04+ �
X4+ �
~4+ �
�4+ �
�4+ �
�4+ �
5+ �
B5+ �
h5+ �
�5+ �
�5+ �5+ 6+ ,6+ R6+ z6+ ( �6+ 0 �6+ 8 �6+ @ 7+ H ?7+ P h7+ X �7+ ` �7+ h �7+ p 8+ x /8+ � X8+ � 8+ � �8+ � �8+ � �8+ � 9+ � H9+ � o9+ � �9+ � �9+ � �9+ � :+ � 8:+ � _:+ � �:+ � �:+ �:+ �:+ (;+ O;+ x;+ ( �;+ 0 �;+ 8 �;+ @ <+ H ?<+ P h<+ X �<+ ` �<+ h �<+ p =+ x /=+ � X=+ � =+ � �=+ � �=+ � �=+ � >+ � H>+ � d>+ � |>+ � �>+ � �>+ � �>+ � �>+ � �>+ � �>+ � �>+ ?+ ?+ ?+ *?+ 8?+ ( G?+ 0 V?+ 8 e?+ @ �?+ H �?+ P �?+ X �?+ ` @+ h =@+ p d@+ x �@+ � �@+ � �@+ � �@+ � A+ � 5A+ � YA+ � |A+ � �A+ � �A+ � �A+ � B+ � +B+ � OB+ � uB+ � �B+ � �B+ �B+
C+ -C+ UC+ uC+ ( �C+ 0 �C+ 8 �C+ @ D+ H 3D+ P ZD+ X xD+ ` �D+ h �D+ p �D+ x E+ � $E+ � BE+ � fE+ � �E+ � �E+ � �E+ � �E+ � F+ � BF+ � iF+ � �F+ � �F+ � �F+ � �F+ � �F+ � G+ G+ /G+ IG+ YG+ oG+ ( �G+ 0 �G+ 8 �G+ @ �G+ H �G+ P �G+ X �G+ ` H+ h )H+ p 9�* x -�* � 5�* � �* � �H* � �* � ��* � �* � O�* � q�* � ��* � 6H+ � @H+ � TH+ � uH+ � �H+ � Y�* � e�* �H+ ��* �H+ �H+ �H+ ( �H+ 0 }�+ 8 ��+ @ ��+ H ��+ P ��+ X ��+ ` �+ h �+ p %�+ x 5�+ � E�+ � U�+ � d�+ � s�+ � ��+ � ��+ � ��+ � ��+ � ��+ � ��+ � ��+ � ��+ � �+ � (�+ � >�+ � U�+ j�+ ��+ ��+ ��+ ��+ (
f
, �
�+* B �+* B �+* B @ �+* B ` ,�* B � >�* B � N�* B � `�* B � �'* B �'* B p�* B @ ��* B ` ��* B � �'* B � ��* B � ��* B � �* B �* B �* B @ ��* B ` q+* B � �* B � �* B � 4�* B � C�* B R�* B c�* B @ t�* B ` ��* B � ��* B � ��* B � �* B � �* B
�* B �-* B @ *�* B ` >�* B � �-* B � V�* B � j�* B � ^2* B ��* B ��* B @ ��* B ` ��* B � ��* B � �* B � �* B � �,* B �,* B �* B @ �* B ` -* B � -* B � �* B � �* B � �-* B t-* B %�* B @ 9�* B ` L�* B � ^�* B � o�* B � ��* B � ��* B ��* B �* B @ �* B ` �* B � + B � + B � ) + B � < + B O + B b + B @ u + B ` � + B � � + B � � + B � � + B � � + B
� + B
� + B @
� + B `
+ B �
+ B �
#+ B �
/+ B �
;+ B G+ B T+ B @ `+ B ` l+ B � x+ B � �+ B � �+ B � �+ B �+ B �+ B @ �+ B `
+ B � 2+ B � R+ B � z+ B � �+ B
�+ B
�+ B @
+ B `
7+ B �
U+ B �
y+ B �
�+ B �
�+ B �+ B + B @ + B ` C+ B � f+ B � �+ B � �+ B � �+ B �+ B + B @ F+ B ` k+ B � �+ B � �+ B � �+ B � �+ B "+ B B+ B @ j+ B ` �+ B � �+ B � �+ B � �+ B � !+ B D+ B b+ B @ �+ B ` �+ B � �+ B � �+ B � + B � 2+ B X+ B |+ B @ �+ B ` �+ B � �+ B � + B � : + B � K + B e + B y + B @ � + B ` � + B � � + B �
+ B � 8
+ B � c
+ B �
+ B �
+ B @ �
+ B ` + B � ) + B � O + B � p + B � � + B � + B � + B @ + B ` + + B � R + B � { + B � � + B � � + B � + B
+ B @ B
+ B ` k
+ B � �
+ B � �
+ B � �
+ B � + B 2+ B [+ B @ �+ B ` �+ B � �+ B � �+ B � "+ B � K+ B s+ B �+ B @ �+ B ` �+ B � + B � A+ B � i+ B � �+ B �+ B �+ B @
+ B ` 7+ B � _+ B � �+ B � �+ B � �+ B + B -+ B @ U+ B ` + B � �+ B � �+ B � �+ B � #+ B K+ B u+ B @ �+ B ` �+ B � �+ B � + B � A+ B � k+ B �+ B �+ B @ �+ B ` + B � 7+ B � a+ B � �+ B � �+ B �+ B + B @ -+ B ` W+ B � + B � �+ B � �+ B � �+ B + B I+ B @ l+ B ` �+ B � �+ B � �+ B � + B � 9+ B c+ B �+ B @ �+ B ` �+ B � �+ B � + B � ?+ B � `+ B �+ B �+ B @ �+ B ` �+ B � $+ B � M+ B � t+ B � �+ B ! �+ B ! �+ B @! + B `! =+ B �! d+ B �! �+ B �! �+ B �! �+ B " + B " - + B @" T + B `" } + B �" � + B �" � + B �" � + B �" + B # G + B # q + B @# � + B `# � + B �# � + B �# + B �# = + B �# g + B $ � + B $ � + B @$ � + B `$ + B �$ 3 + B �$ ] + B �$ � + B �$ � + B % � + B % + B @% ) + B `% S + B �% { + B �% � + B �% � + B �% � + B & !+ B & I!+ B @& q!+ B `& �!+ B �& �!+ B �& �!+ B �& "+ B �& ?"+ B ' g"+ B ' �"+ B @' �"+ B `' �"+ B �' #+ B �' 5#+ B �' ]#+ B �' �#+ B ( �#+ B ( �#+ B @( $+ B `( +$+ B �( S$+ B �( }$+ B �( �$+ B �( �$+ B ) �$+ B ) �$+ B @) �$+ B `) %+ B �) %+ B �) "%+ B �) 1%+ B �) @%+ B * T%+ B * k%+ B @* |%+ B `* �%+ B �* �%+ B �* �%+ B �* �%+ B �* �%+ B + &+ B + 8&+ B @+ b&+ B `+ �&+ B �+ �&+ B �+ �&+ B �+ �&+ B �+ '+ B , 8'+ B , X'+ B @, }'+ B `, �'+ B �, �'+ B �, �'+ B �, (+ B �, ?(+ B - g(+ B - �(+ B @- �(+ B `- �(+ B �- )+ B �- ))+ B �- Q)+ B �- w)+ B . �)+ B . �)+ B @. �)+ B `. *+ B �. ;*+ B �. a*+ B �. �*+ B �. �*+ B / �*+ B / ++ B @/ )++ B `/ P++ B �/ y++ B �/ �++ B �/ �++ B �/ �++ B 0 ,+ B 0 @,+ B @0 i,+ B `0 �,+ B �0 �,+ B �0 �,+ B �0 -+ B �0 0-+ B 1 Y-+ B 1 �-+ B @1 �-+ B `1 �-+ B �1 �-+ B �1 .+ B �1 I.+ B �1 p.+ B 2 �.+ B 2 �.+ B @2 �.+ B `2 /+ B �2 9/+ B �2 `/+ B �2 �/+ B �2 �/+ B 3 �/+ B 3 0+ B @3 )0+ B `3 P0+ B �3 y0+ B �3 �0+ B �3 �0+ B �3 �0+ B 4 1+ B 4 @1+ B @4 i1+ B `4 �1+ B �4 �1+ B �4 �1+ B �4 2+ B �4 +2+ B 5 U2+ B 5 w2+ B @5 �2+ B `5 �2+ B �5 �2+ B �5
3+ B �5 23+ B �5 R3+ B 6 w3+ B 6 �3+ B @6 �3+ B `6 �3+ B �6
4+ B �6 04+ B �6 X4+ B �6 ~4+ B 7 �4+ B 7 �4+ B @7 �4+ B `7 5+ B �7 B5+ B �7 h5+ B �7 �5+ B �7 �5+ B 8 �5+ B 8 6+ B @8 ,6+ B `8 R6+ B �8 z6+ B �8 �6+ B �8 �6+ B �8 �6+ B 9 7+ B 9 ?7+ B @9 h7+ B `9 �7+ B �9 �7+ B �9 �7+ B �9 8+ B �9 /8+ B : X8+ B : 8+ B @: �8+ B `: �8+ B �: �8+ B �: 9+ B �: H9+ B �: o9+ B ; �9+ B ; �9+ B @; �9+ B `; :+ B �; 8:+ B �; _:+ B �; �:+ B �; �:+ B < �:+ B < �:+ B @< (;+ B `< O;+ B �< x;+ B �< �;+ B �< �;+ B �< �;+ B = <+ B = ?<+ B @= h<+ B `= �<+ B �= �<+ B �= �<+ B �= =+ B �= /=+ B > X=+ B > =+ B @> �=+ B `> �=+ B �> �=+ B �> >+ B �> H>+ B �> d>+ B ? |>+ B ? �>+ B @? �>+ B `? �>+ B �? �>+ B �? �>+ B �? �>+ B �? �>+ B @ ?+ B @ ?+ B @@ ?+ B `@ *?+ B �@ 8?+ B �@ G?+ B �@ V?+ B �@ e?+ B A �?+ B A �?+ B @A �?+ B `A �?+ B �A @+ B �A =@+ B �A d@+ B �A �@+ B B �@+ B B �@+ B @B �@+ B `B A+ B �B 5A+ B �B YA+ B �B |A+ B �B �A+ B C �A+ B C �A+ B @C B+ B `C +B+ B �C OB+ B �C uB+ B �C �B+ B �C �B+ B D �B+ B D
C+ B @D -C+ B `D UC+ B �D uC+ B �D �C+ B �D �C+ B �D �C+ B E D+ B E 3D+ B @E ZD+ B `E xD+ B �E �D+ B �E �D+ B �E �D+ B �E E+ B F $E+ B F BE+ B @F fE+ B `F �E+ B �F �E+ B �F �E+ B �F �E+ B �F F+ B G BF+ B G iF+ B @G �F+ B `G �F+ B �G �F+ B �G �F+ B �G �F+ B �G G+ B H G+ B H /G+ B @H IG+ B `H YG+ B �H oG+ B �H �G+ B �H �G+ B �H �G+ B I �G+ B I �G+ B @I �G+ B `I �G+ B �I H+ B �I )H+ B �I 9�* B �I -�* B J 5�* B J �* B @J �H* B `J �* B �J ��* B �J �* B �J O�* B �J q�* B K ��* B K 6H+ B @K @H+ B `K TH+ B �K uH+ B �K �H+ B �K Y�* B �K e�* B L �H+ B L ��* B @L �H+ B `L �H+ B �L �H+ B �L �H+ B �L }�+ B �L ��+ B M ��+ B M ��+ B @M ��+ B `M ��+ B �M �+ B �M �+ B �M %�+ B �M 5�+ B N E�+ B N U�+ B @N d�+ B `N s�+ B �N ��+ B �N ��+ B �N ��+ B �N ��+ B O ��+ B O ��+ B @O ��+ B `O ��+ B �O �+ B �O (�+ B �O >�+ B �O U�+ B P j�+ B P ��+ B @P ��+ B `P ��+ B �P ��+ B �P
h
, %I+ B BI+ B _I+ B @ kI+ B ` wI+ B � �I+ B � (+* B � �.* B � "3* B �I+ B �I+ B @ �I+ B ` �1* B � �I+ B � r2* B � �I+ B � �I+ B �2* B �2* B @ �I+ B ` J+ B � �2* B � 7J+ B � �2* B � NJ+ B gJ+ B ~J+ B @ �J+ B ` �J+ B � �J+ B � �J+ B � �J+ B � �J+ B K+ B %K+ B @ <K+ B ` SK+ B � cK+ B � sK+ B � �K+ B � �K+ B �K+ B �K+ B @ �K+ B ` �+ B � �+ B � �+ B � �K+ B � �K+ B L+ B !L+ B @ ;L+ B ` UL+ B � oL+ B � �L+ B � �L+ B � �L+ B �L+ B �L+ B @ M+ B ` M+ B � 7M+ B � QM+ B � kM+ B � �M+ B �M+ B �M+ B @ �M+ B ` �M+ B � N+ B � N+ B � 7N+ B � PN+ B iN+ B �N+ B @ �N+ B ` �N+ B � }$+ B � �N+ B � �N+ B � �N+ B
O+ B
&O+ B @
CO+ B `
`O+ B �
}O+ B �
�O+ B �
�O+ B �
�O+ B �O+ B P+ B @ %P+ B ` @P+ B � [P+ B � vP+ B � �P+ B � �P+ B �P+ B �P+ B @ Q+ B ` Q+ B � =Q+ B � ZQ+ B � wQ+ B � �Q+ B
�Q+ B
�Q+ B @
�Q+ B `
R+ B �
%R+ B �
BR+ B �
_R+ B �
|R+ B �R+ B �R+ B @ �R+ B ` �R+ B �
S+ B � &S+ B � BS+ B � ^S+ B yS+ B �S+ B @ �S+ B ` �S+ B � �S+ B � T+ B � T+ B � <T+ B YT+ B vT+ B @ �T+ B ` �T+ B � �T+ B � �T+ B � U+ B � $U+ B �$+ B �$+ B @ %+ B ` AU+ B � @%+ B � OU+ B � H>+ B � kU+ B }U+ B �U+ B @ �U+ B ` �U+ B � �U+ B � V+ B � V+ B � 9V+ B SV+ B mV+ B @ �V+ B ` �V+ B � �V+ B � �V+ B � �V+ B � W+ B -W+ B IW+ B @ eW+ B ` �W+ B � �W+ B � �W+ B � �W+ B � �W+ B
X+ B )X+ B @ EX+ B ` _X+ B � yX+ B � �X+ B � �X+ B � �X+ B �X+ B �X+ B @ Y+ B ` 1Y+ B � MY+ B � iY+ B � �Y+ B � �Y+ B �Y+ B �Y+ B @ �Y+ B ` Z+ B � -Z+ B � IZ+ B � �>+ B � �>+ B eZ+ B uZ+ B @ �Z+ B ` �Z+ B � �Z+ B � �Z+ B � �Z+ B � �Z+ B �Z+ B [+ B @ -[+ B ` G[+ B � a[+ B � z[+ B � �[+ B � �[+ B �[+ B �[+ B @ �[+ B ` \+ B � )\+ B � C\+ B � ]\+ B � w\+ B �\+ B �\+ B @ �\+ B ` �\+ B � �\+ B � ]+ B � )]+ B � B]+ B []+ B s]+ B @ �G+ B ` �G+ B � �G+ B � �]+ B � �]+ B � �]+ B �]+ B H+ B @ YG+ B ` @H+ B � �]+ B � �* B � �* B � ��* B ��* B �* B @ �* B ` �]+ B � �H+ B � �]+ B � }�+ B � ��+ B U�+ B d�+ B @ s�+ B ` ��+ B � ��+ B � ��+ B � ��+ B �
�+ B �+ B /�+ B @ A�+ B ` R�+ B �
j
0, H1 $ � ^+ m
� ^+ n
� ^+ o
�"' � @ �"' � � �"' � � �"' �
�4* @
�4* `
�4* �
'^+ 8 �
� ) F� �
>^+ �� �1 k
g
i
;, 5 5 T8* d8* w8* �8* �8* �8* ( �8* 0 s9* 8 �9* @ �9* H �9* P �9* X #:* ` 3:* h C:* p `;* x �;* � �;* � �:* � �:* � ,8* � ?8* � }+ � :* � ,}+ � @}+ � X}+ � t}+ � �}+ � �}+ � �}+ � �* � ��+ �+ �+ �+ .�+ <�+ ( E�+ 0 N�+ 8 _�+ @ q�+ H ~�+ P ��+ X ��+ ` ��+ h ��+ p ��+ x ��+ � ��+ � �+ � �+ � �+ �
p
L, 5 � T8* B d8* B w8* B @ �8* B ` �8* B � �8* B � �8* B � s9* B � �9* B �9* B �9* B @ �9* B ` #:* B � 3:* B � C:* B � `;* B � �;* B �;* B �:* B @ �:* B ` ,8* B � ?8* B � }+ B � :* B � ,}+ B @}+ B X}+ B @ t}+ B ` �}+ B � �}+ B � �}+ B � �* B � ��+ B �+ B �+ B @ �+ B ` .�+ B � <�+ B � E�+ B � N�+ B � _�+ B q�+ B ~�+ B @ ��+ B ` ��+ B � ��+ B � ��+ B � ��+ B � ��+ B ��+ B �+ B @ �+ B ` �+ B �
r
\, X �;* B <* B <* B @ )<* B ` @<* B � �<* B � �;* B � �|+ B � �|+ B �|+ B �|+ B @ �|+ B ` �|+ B � S�+ B � c�+ B � o�+ B � ~�+ B ��+ B ��+ B @ ��+ B ` ��+ B � ��+ B �
t
q, hK $ � � w
@Z C=* x
�Z M=* y
�Z '^+ 8 [ u
q
s
", 9, L, |,
{
�
}
�
�
�
�
�
�
�
u
�
�
�
k
�
'�
�
]
�
�
�
X
v
l
b
Q
�� �, $ �� \! � b' � @ g�* � � r�* � � �, �, � ��+ � ��+
�
�
�
�
�
�
�
�
�
�
�
�
", 9, L, _, r, �, �, �
�
�
�
�
�
�
�
�M! � �
�% I� @ 2� � �, � $ B� , $ �
�* �� �* �� � '�* �� � 4�* �� @ @�* �� L�* �� � X�* �� � e�* �� @ r�* �� ��* �� � ��* �� � ��* �� @ ��+ �� ��+ �� � ��+ �� �
�+ �� @ !�+ �� =�+ �� � Y�+ �� �
u�+ �� @ ��+ �� ��+ �� � ��+ �� � ��+ �� @ ��+ �� �+ �� � 4�+ �� � O�+ �� @ i�+ �� ��+ �� � ��+ �� � ��+ �� @ ��+ �� ��+ �� � �+ �� � -�+ �� @ H�+ �� c�+ �� � ~�+ �� � ��+ �� @ ��+ �� ��+ �� � ��+ �� � �+ �� @ �+ �� ! +�+ �� �! E�+ �� �" X�+ �� @# g�+ B $ ��+ B $ ��+ �� @$ ��+ �� % ��+ �� �% ��+ �� �& ��+ �� @' ,1* �� ( ��+ �� �( ��+ �� �) , �� @* , �� �* =, �� @+ S, �� , m, �� �, �, �� �- �, �� @. �, B / �, B / �, ^ @/ �, ^ �/ �, ^ 0 , ^ `0 , ^ �0 ., ^ 1 ?, ^ �1 P, ^ �1 `, ^ @2 y, ^ �2 �, ^ 3 �, ^ `3 �, ^ �3 �, ^ 4 �, ^ �4 , ^ �4 , ^ @5 7, ^ �5 N, ^ 6 e, ^ `6 |, ^ �6 �, ^ 7 �, ^ �7 �, ^ �7 �, ^ @8 �, ^ �8 , ^ 9 +, ^ `9 D, ^ �9 ], ^ : v, ^ �: �, ^ �: �, �� @; �, �� < �, �� �< , �� �= &, �� @> >, �� ? V, �� �? w, �� �@ �, �� @A �, ^ B �, ^ `B �, ^ �B , ^ C , ^ �C 2, ^ �C I, ^ @D `, ^ �D w, ^ E �, ^ `E �, ^ �E �, ^ F �, ^ �F �, ^ �F , ^ @G , ^ �G 9, ^ H R, ^ `H k, ^ �H �, ^ I �, ^ �I �, ^ �I �, ^ @J �, ^ �J �, ^ K , ^ `K , ^ �K +, ^ L H, ^ �L b, ^ �L y, ^ @M �, ^ �M �, �� N �, �� �N �, �� �O
, �� @P , �� Q 5 , �� �Q M , �� �R e , �� @S } , �� T � , �� �T � , �� �U � , B @V � , �� `V , �� W 1 , �� �W J , �� �X c , �� `Y | , �� Z � , �� �Z � , �� �[ � , �� `\ � , �� ] , �� �] % , �� �^ G , �� `_ i , �� ` � , �� �` � , �� �a � , �� `b � , �� c , �� �c ) , �� �d I , �� `e i , �� f � , �� �f � , �� �g � , �� `h � , �� i , �� �i 5 , �� �j W , �� `k y , �� l � , �� �l � , �� �m � , �� `n !, �� o #!, �� �o E!, �� �p g!, �� `q �!, �� r �!, �� �r �!, �� �s �!, �� `t ", �� u '", �� �u G", �� �v g", �� `w �", �� x �", �� �x �", �� �y �", �� `z #, �� { 3#, �� �{ U#, �� �| w#, �� `} �#, �� ~ �#, �� �~ �#, �� � �#, �� `� $, �� � ($, �� � <$, �� �� V$, �� `� x$, �� � �$, �� � �$, �� �� �$, �� `� �$, �� � %, �� � %, �� �� 3%, �� `� N%, �� � o%, �� � �%, �� �� �%, �� `� �%, �� � �%, �� � &&, �� �� L&, �� `� r&, �� � �&, �� � �&, �� �� �&, �� `� �&, �� � ', �� � 8', �� �� X', �� `� u', �� � �', �� � �', �� �� �', �� `� �', �� � (, �� � +(, �� �� J(, �� `� k(, �� � �(, �� � �(, �� �� �(, �� `� �(, �� � ), �� � 1), �� �� R), �� `� s), �� � �), �� � �), �� �� �), �� `� �), �� � *, �� � 9*, �� �� `*, �� `� �*, �� � �*, �� � �*, �� �� �*, �� `� +, �� � @+, �� � `+, �� �� �+, �� `� �+, �� � �+, �� � �+, �� �� �+, �� `� ,, �� � 7,, �� � V,, �� �� u,, �� `� �,, �� � �,, �� � �,, �� �� �,, �� `� -, �� � 5-, �� � V-, �� �� w-, �� `� �-, �� � �-, �� � �-, �� �� �-, �� `� ., �� � =., �� � ^., �� ��
�
t., � �
�* �* ��* ��* �* �* ( �* 0 �* 8 (�* @ 2�* H @�* P L�* X X�* ` e�* h <�* p G�* x T�* � f�* � x�* � ��* � ��* � ��* � ��* � �+ � �+ � ��+ � ��+ � ��+ � -�+ � ��+ � P�+ � ^�+ � m�+ |�+ ��+ ��+ ��+ �+ ( 8�+ 0 ^�+ 8 ��+ @ ��+ H ��+ P ��+ X �+ ` F�+ h l�+ p ��+ x ��+ � ��+ � ��+ � (�+ � J�+ � t�+ � �+ � ��+ � ��+ � ��+ � E�+ � X�+ � ��+ � ��+ � �+ � &�+ � C�+ `�+ ~�+ ��+ ��+ �., ( �., 0 , 8 +, @ H, H �., P =, X �., ` , h �., p �., x /, � /, � &/, � :/, � N/, � e/, � z/, � �/, � �/, � �/, � �/, � �/, � 0, � 30, � P0, � x0, � , &, >, �0, �0, �0, ( �0, 0 �0, 8 1, @ 21, H I1, P `1, X z1, ` V, h �1, p �1, x �1, � �1, � �1, � 2, � 2, � 52, � L2, � h2, � 2, � �2, � �2, � �2, � �2, � �2, � 3, � $3, � <3, T3, k3, �3, �3, �3, ( �3, 0 �3, 8 4, @ %4, H L4, P {4, X �4, ` �4, h �4, p "5, x M5, � z5, � �5, � �5, � �5, � �5, � 6, � 56, � R6, � m6, � �6, � �6, � �6, � �6, � 7, � 7, � �#, =7, Q7, m7, �7, �7, ( �7, 0 �7, 8 $, @ �7, H 8, P <$, X 8, ` 18, h 1 , p J , x c , � | , � N8, � f8, � � , � � , � � , � ~8, � �8, � �8, � �8, � 9, � 89, � c9, � �9, � �9, � �9, :, +:, A:, \:, x:, ( %, 0 %, 8 �:, @ �:, H �:, P �:, X ;, ` >;, h m;, p �;, x �;, � �;, � <, � X', � u', � �', � @<, � k<, � �<, � �<, �
�
�<, � h
�* B �* B ��* B @ ��* B ` �* B � �* B � �* B � �* B � (�* B 2�* B @�* B @ L�* B ` X�* B � e�* B � <�* B � G�* B � T�* B f�* B x�* B @ ��* B ` ��* B � ��* B � ��* B � �+ B � �+ B ��+ B ��+ B @ ��+ B ` -�+ B � ��+ B � P�+ B � ^�+ B � m�+ B |�+ B ��+ B @ ��+ B ` ��+ B � �+ B � 8�+ B � ^�+ B � ��+ B ��+ B ��+ B @ ��+ B ` �+ B � F�+ B � l�+ B � ��+ B � ��+ B ��+ B ��+ B @ (�+ B ` J�+ B � t�+ B � �+ B � ��+ B � ��+ B ��+ B E�+ B @ X�+ B ` ��+ B � ��+ B � �+ B � &�+ B � C�+ B `�+ B ~�+ B @ ��+ B ` ��+ B � �., B � �., B � , B � +, B H, B �., B @ =, B ` �., B � , B � �., B � �., B � /, B
/, B
&/, B @
:/, B `
N/, B �
e/, B �
z/, B �
�/, B �
�/, B �/, B �/, B @ �/, B ` 0, B � 30, B � P0, B � x0, B � , B &, B >, B @ �0, B ` �0, B � �0, B � �0, B � �0, B � 1, B
21, B
I1, B @
`1, B `
z1, B �
V, B �
�1, B �
�1, B �
�1, B �1, B �1, B @ 2, B ` 2, B � 52, B � L2, B � h2, B � 2, B �2, B �2, B @ �2, B ` �2, B � �2, B � 3, B � $3, B � <3, B T3, B k3, B @ �3, B ` �3, B � �3, B � �3, B � �3, B � 4, B %4, B L4, B @ {4, B ` �4, B � �4, B � �4, B � "5, B � M5, B z5, B �5, B @ �5, B ` �5, B � �5, B � 6, B � 56, B � R6, B m6, B �6, B @ �6, B ` �6, B � �6, B � 7, B � 7, B � �#, B =7, B Q7, B @ m7, B ` �7, B � �7, B � �7, B � �7, B � $, B �7, B 8, B @ <$, B ` 8, B � 18, B � 1 , B � J , B � c , B | , B N8, B @ f8, B ` � , B � � , B � � , B � ~8, B � �8, B �8, B �8, B @ 9, B ` 89, B � c9, B � �9, B � �9, B � �9, B :, B +:, B @ A:, B ` \:, B � x:, B � %, B � %, B � �:, B �:, B �:, B @ �:, B ` ;, B � >;, B � m;, B � �;, B � �;, B �;, B <, B @ X', B ` u', B � �', B � @<, B � k<, B � �<, B �<, B
�
�<, `M $ �� �* �i ��* �i �* �
j �* �
@j �* �
�j =, �j �
�
�
=, � � �+* �+* �+* �+* ,�* >�* ( N�* 0 `�* 8 �'* @ �'* H p�* P ��* X ��* ` �'* h ��* p ��* x �* � �* � �* � ��* � q+* � �* � �* � 4�* � C�* � R�* � c�* � t�* � ��* � ��* � ��* � �* � �*
�* �-* *�* >�* �-* ( V�* 0 j�* 8 ^2* @ ��* H ��* P ��* X ��* ` ��* h �* p �* x �,* � �,* � �* � �* � -* � -* � �* � �* � �-* � t-* � %�* � 9�* � L�* � ^�* � o�* � ��* � ��* ��* �* �* �* + ( + 0 ) + 8 < + @ O + H b + P u + X � + ` � + h � + p � + x � + � � + � � + � � + � + � + � #+ � /+ � ;+ � G+ � T+ � `+ � l+ � x+ � �+ � �+ � �+ �+ �+ �+
+ 2+ ( R+ 0 z+ 8 �+ @ �+ H �+ P + X 7+ ` U+ h y+ p �+ x �+ � �+ � + � + � C+ � f+ � �+ � �+ � �+ � �+ � + � F+ � k+ � �+ � �+ � �+ � �+ "+ B+ j+ �+ �+ ( �+ 0 �+ 8 !+ @ D+ H b+ P �+ X �+ ` �+ h �+ p + x 2+ � X+ � |+ � �+ � �+ � �+ � + � : + � K + � e + � y + � � + � � + � � + �
+ � 8
+ � c
+ �
+ �
+ �
+ + ) + ( O + 0 p + 8 � + @ � + H � + P + X + + ` R + h { + p � + x � + � � + �
+ � B
+ � k
+ � �
+ � �
+ � �
+ � + � 2+ � [+ � �+ � �+ � �+ � �+ � "+ � K+ s+ �+ �+ �+ + ( A+ 0 i+ 8 �+ @ �+ H �+ P
+ X 7+ ` _+ h �+ p �+ x �+ � + � -+ � U+ � + � �+ � �+ � �+ � #+ � K+ � u+ � �+ � �+ � �+ � + � A+ � k+ �+ �+ �+ + 7+ ( a+ 0 �+ 8 �+ @ �+ H + P -+ X W+ ` + h �+ p �+ x �+ � + � I+ � l+ � �+ � �+ � �+ � + � 9+ � c+ � �+ � �+ � �+ � �+ � + � ?+ � `+ �+ �+ �+ �+ $+ ( M+ 0 t+ 8 �+ @ �+ H �+ P + X =+ ` d+ h �+ p �+ x �+ � + � - + � T + � } + � � + � � + � � + � + � G + � q + � � + � � + � � + � + � = + � g + � + � + � + + 3 + ( ] + 0 � + 8 � + @ � + H + P ) + X S + ` { + h � + p � + x � + � !+ � I!+ � q!+ � �!+ � �!+ � �!+ � "+ � ?"+ � g"+ � �"+ � �"+ � �"+ � #+ � 5#+ � ]#+ � �#+
�#+
�#+
$+
+$+
S$+ (
}$+ 0
�$+ 8
�$+ @
�$+ H
�$+ P
�$+ X
%+ `
%+ h
"%+ p
1%+ x
@%+ �
T%+ �
k%+ �
|%+ �
�%+ �
�%+ �
�%+ �
�%+ �
�%+ �
&+ �
8&+ �
b&+ �
�&+ �
�&+ �
�&+ �
�&+ �
'+ 8'+ X'+ }'+ �'+ �'+ ( �'+ 0 (+ 8 ?(+ @ g(+ H �(+ P �(+ X �(+ ` )+ h ))+ p Q)+ x w)+ � �)+ � �)+ � �)+ � *+ � ;*+ � a*+ � �*+ � �*+ � �*+ � ++ � )++ � P++ � y++ � �++ � �++ � �++ ,+ @,+ i,+ �,+ �,+ ( �,+ 0 -+ 8 0-+ @ Y-+ H �-+ P �-+ X �-+ ` �-+ h .+ p I.+ x p.+ � �.+ � �.+ � �.+ � /+ � 9/+ � `/+ � �/+ � �/+ � �/+ � 0+ � )0+ � P0+ � y0+ � �0+ � �0+ � �0+
1+
@1+
i1+
�1+
�1+ (
�1+ 0
2+ 8
+2+ @
U2+ H
w2+ P
�2+ X
�2+ `
�2+ h
3+ p
23+ x
R3+ �
w3+ �
�3+ �
�3+ �
�3+ �
4+ �
04+ �
X4+ �
~4+ �
�4+ �
�4+ �
�4+ �
5+ �
B5+ �
h5+ �
�5+ �
�5+ �5+ 6+ ,6+ R6+ z6+ ( �6+ 0 �6+ 8 �6+ @ 7+ H ?7+ P h7+ X �7+ ` �7+ h �7+ p 8+ x /8+ � X8+ � 8+ � �8+ � �8+ � �8+ � 9+ � H9+ � o9+ � �9+ � �9+ � �9+ � :+ � 8:+ � _:+ � �:+ � �:+ �:+ �:+ (;+ O;+ x;+ ( �;+ 0 �;+ 8 �;+ @ <+ H ?<+ P h<+ X �<+ ` �<+ h �<+ p =+ x /=+ � X=+ � =+ � �=+ � �=+ � �=+ � >+ � H>+ � d>+ � |>+ � �>+ � �>+ � �>+ � �>+ � �>+ � �>+ � �>+ ?+ ?+ ?+ *?+ 8?+ ( G?+ 0 V?+ 8 e?+ @ �?+ H �?+ P �?+ X �?+ ` @+ h =@+ p d@+ x �@+ � �@+ � �@+ � �@+ � A+ � 5A+ � YA+ � |A+ � �A+ � �A+ � �A+ � B+ � +B+ � OB+ � uB+ � �B+ � �B+ �B+
C+ -C+ UC+ uC+ ( �C+ 0 �C+ 8 �C+ @ D+ H 3D+ P ZD+ X xD+ ` �D+ h �D+ p �D+ x E+ � $E+ � BE+ � fE+ � �E+ � �E+ � �E+ � �E+ � F+ � BF+ � iF+ � �F+ � �F+ � �F+ � �F+ � �F+ � G+ G+ /G+ IG+ YG+ oG+ ( �G+ 0 �G+ 8 �G+ @ �G+ H �G+ P �G+ X �G+ ` H+ h )H+ p 9�* x -�* � 5�* � �* � �H* � �* � ��* � �* � O�* � q�* � ��* � 6H+ � @H+ � TH+ � uH+ � �H+ � Y�* � e�* �H+ ��* �H+ �H+ �H+ ( �H+ 0 }�+ 8 ��+ @ ��+ H ��+ P ��+ X ��+ ` �+ h �+ p %�+ x 5�+ � E�+ � U�+ � d�+ � s�+ � ��+ � ��+ � ��+ � ��+ � ��+ � ��+ � ��+ � ��+ � �+ � (�+ � >�+ � U�+ j�+ ��+ ��+ ��+ ��+ ( =, 0 2=, 8 D=, @ V=, H d=, P u=, X �=, ` �=, h �=, p �=, x �=, � �=, � �=, � �=, � >, � '>, � 6>, � K>, � Z>, � o>, � |>, � �>, � �>, � �>, � �>, � �>, � �>, �>, �>, ?, ?, +?, ( :?, 0 K?, 8 a?, @ x?, H �?, P �?, X �?, ` �?, h �?, p @, x "@, � <@, � Q@, � s@, � �@, � �@, � �@, � A, � 1A, � WA, � oA, � �A, � �A, � �A, � B, � 'B, � PB, yB, �B, �B, �B, C, ( =C, 0 UC, 8 pC, @ �C, H �C, P �C, X �C, ` �C, h �C, p D, x D, � 3D, �
�
HD, � H �+* B �+* B �+* B @ �+* B ` ,�* B � >�* B � N�* B � `�* B � �'* B �'* B p�* B @ ��* B ` ��* B � �'* B � ��* B � ��* B � �* B �* B �* B @ ��* B ` q+* B � �* B � �* B � 4�* B � C�* B R�* B c�* B @ t�* B ` ��* B � ��* B � ��* B � �* B � �* B
�* B �-* B @ *�* B ` >�* B � �-* B � V�* B � j�* B � ^2* B ��* B ��* B @ ��* B ` ��* B � ��* B � �* B � �* B � �,* B �,* B �* B @ �* B ` -* B � -* B � �* B � �* B � �-* B t-* B %�* B @ 9�* B ` L�* B � ^�* B � o�* B � ��* B � ��* B ��* B �* B @ �* B ` �* B � + B � + B � ) + B � < + B O + B b + B @ u + B ` � + B � � + B � � + B � � + B � � + B
� + B
� + B @
� + B `
+ B �
+ B �
#+ B �
/+ B �
;+ B G+ B T+ B @ `+ B ` l+ B � x+ B � �+ B � �+ B � �+ B �+ B �+ B @ �+ B `
+ B � 2+ B � R+ B � z+ B � �+ B
�+ B
�+ B @
+ B `
7+ B �
U+ B �
y+ B �
�+ B �
�+ B �+ B + B @ + B ` C+ B � f+ B � �+ B � �+ B � �+ B �+ B + B @ F+ B ` k+ B � �+ B � �+ B � �+ B � �+ B "+ B B+ B @ j+ B ` �+ B � �+ B � �+ B � �+ B � !+ B D+ B b+ B @ �+ B ` �+ B � �+ B � �+ B � + B � 2+ B X+ B |+ B @ �+ B ` �+ B � �+ B � + B � : + B � K + B e + B y + B @ � + B ` � + B � � + B �
+ B � 8
+ B � c
+ B �
+ B �
+ B @ �
+ B ` + B � ) + B � O + B � p + B � � + B � + B � + B @ + B ` + + B � R + B � { + B � � + B � � + B � + B
+ B @ B
+ B ` k
+ B � �
+ B � �
+ B � �
+ B � + B 2+ B [+ B @ �+ B ` �+ B � �+ B � �+ B � "+ B � K+ B s+ B �+ B @ �+ B ` �+ B � + B � A+ B � i+ B � �+ B �+ B �+ B @
+ B ` 7+ B � _+ B � �+ B � �+ B � �+ B + B -+ B @ U+ B ` + B � �+ B � �+ B � �+ B � #+ B K+ B u+ B @ �+ B ` �+ B � �+ B � + B � A+ B � k+ B �+ B �+ B @ �+ B ` + B � 7+ B � a+ B � �+ B � �+ B �+ B + B @ -+ B ` W+ B � + B � �+ B � �+ B � �+ B + B I+ B @ l+ B ` �+ B � �+ B � �+ B � + B � 9+ B c+ B �+ B @ �+ B ` �+ B � �+ B � + B � ?+ B � `+ B �+ B �+ B @ �+ B ` �+ B � $+ B � M+ B � t+ B � �+ B ! �+ B ! �+ B @! + B `! =+ B �! d+ B �! �+ B �! �+ B �! �+ B " + B " - + B @" T + B `" } + B �" � + B �" � + B �" � + B �" + B # G + B # q + B @# � + B `# � + B �# � + B �# + B �# = + B �# g + B $ � + B $ � + B @$ � + B `$ + B �$ 3 + B �$ ] + B �$ � + B �$ � + B % � + B % + B @% ) + B `% S + B �% { + B �% � + B �% � + B �% � + B & !+ B & I!+ B @& q!+ B `& �!+ B �& �!+ B �& �!+ B �& "+ B �& ?"+ B ' g"+ B ' �"+ B @' �"+ B `' �"+ B �' #+ B �' 5#+ B �' ]#+ B �' �#+ B ( �#+ B ( �#+ B @( $+ B `( +$+ B �( S$+ B �( }$+ B �( �$+ B �( �$+ B ) �$+ B ) �$+ B @) �$+ B `) %+ B �) %+ B �) "%+ B �) 1%+ B �) @%+ B * T%+ B * k%+ B @* |%+ B `* �%+ B �* �%+ B �* �%+ B �* �%+ B �* �%+ B + &+ B + 8&+ B @+ b&+ B `+ �&+ B �+ �&+ B �+ �&+ B �+ �&+ B �+ '+ B , 8'+ B , X'+ B @, }'+ B `, �'+ B �, �'+ B �, �'+ B �, (+ B �, ?(+ B - g(+ B - �(+ B @- �(+ B `- �(+ B �- )+ B �- ))+ B �- Q)+ B �- w)+ B . �)+ B . �)+ B @. �)+ B `. *+ B �. ;*+ B �. a*+ B �. �*+ B �. �*+ B / �*+ B / ++ B @/ )++ B `/ P++ B �/ y++ B �/ �++ B �/ �++ B �/ �++ B 0 ,+ B 0 @,+ B @0 i,+ B `0 �,+ B �0 �,+ B �0 �,+ B �0 -+ B �0 0-+ B 1 Y-+ B 1 �-+ B @1 �-+ B `1 �-+ B �1 �-+ B �1 .+ B �1 I.+ B �1 p.+ B 2 �.+ B 2 �.+ B @2 �.+ B `2 /+ B �2 9/+ B �2 `/+ B �2 �/+ B �2 �/+ B 3 �/+ B 3 0+ B @3 )0+ B `3 P0+ B �3 y0+ B �3 �0+ B �3 �0+ B �3 �0+ B 4 1+ B 4 @1+ B @4 i1+ B `4 �1+ B �4 �1+ B �4 �1+ B �4 2+ B �4 +2+ B 5 U2+ B 5 w2+ B @5 �2+ B `5 �2+ B �5 �2+ B �5
3+ B �5 23+ B �5 R3+ B 6 w3+ B 6 �3+ B @6 �3+ B `6 �3+ B �6
4+ B �6 04+ B �6 X4+ B �6 ~4+ B 7 �4+ B 7 �4+ B @7 �4+ B `7 5+ B �7 B5+ B �7 h5+ B �7 �5+ B �7 �5+ B 8 �5+ B 8 6+ B @8 ,6+ B `8 R6+ B �8 z6+ B �8 �6+ B �8 �6+ B �8 �6+ B 9 7+ B 9 ?7+ B @9 h7+ B `9 �7+ B �9 �7+ B �9 �7+ B �9 8+ B �9 /8+ B : X8+ B : 8+ B @: �8+ B `: �8+ B �: �8+ B �: 9+ B �: H9+ B �: o9+ B ; �9+ B ; �9+ B @; �9+ B `; :+ B �; 8:+ B �; _:+ B �; �:+ B �; �:+ B < �:+ B < �:+ B @< (;+ B `< O;+ B �< x;+ B �< �;+ B �< �;+ B �< �;+ B = <+ B = ?<+ B @= h<+ B `= �<+ B �= �<+ B �= �<+ B �= =+ B �= /=+ B > X=+ B > =+ B @> �=+ B `> �=+ B �> �=+ B �> >+ B �> H>+ B �> d>+ B ? |>+ B ? �>+ B @? �>+ B `? �>+ B �? �>+ B �? �>+ B �? �>+ B �? �>+ B @ ?+ B @ ?+ B @@ ?+ B `@ *?+ B �@ 8?+ B �@ G?+ B �@ V?+ B �@ e?+ B A �?+ B A �?+ B @A �?+ B `A �?+ B �A @+ B �A =@+ B �A d@+ B �A �@+ B B �@+ B B �@+ B @B �@+ B `B A+ B �B 5A+ B �B YA+ B �B |A+ B �B �A+ B C �A+ B C �A+ B @C B+ B `C +B+ B �C OB+ B �C uB+ B �C �B+ B �C �B+ B D �B+ B D
C+ B @D -C+ B `D UC+ B �D uC+ B �D �C+ B �D �C+ B �D �C+ B E D+ B E 3D+ B @E ZD+ B `E xD+ B �E �D+ B �E �D+ B �E �D+ B �E E+ B F $E+ B F BE+ B @F fE+ B `F �E+ B �F �E+ B �F �E+ B �F �E+ B �F F+ B G BF+ B G iF+ B @G �F+ B `G �F+ B �G �F+ B �G �F+ B �G �F+ B �G G+ B H G+ B H /G+ B @H IG+ B `H YG+ B �H oG+ B �H �G+ B �H �G+ B �H �G+ B I �G+ B I �G+ B @I �G+ B `I �G+ B �I H+ B �I )H+ B �I 9�* B �I -�* B J 5�* B J �* B @J �H* B `J �* B �J ��* B �J �* B �J O�* B �J q�* B K ��* B K 6H+ B @K @H+ B `K TH+ B �K uH+ B �K �H+ B �K Y�* B �K e�* B L �H+ B L ��* B @L �H+ B `L �H+ B �L �H+ B �L �H+ B �L }�+ B �L ��+ B M ��+ B M ��+ B @M ��+ B `M ��+ B �M �+ B �M �+ B �M %�+ B �M 5�+ B N E�+ B N U�+ B @N d�+ B `N s�+ B �N ��+ B �N ��+ B �N ��+ B �N ��+ B O ��+ B O ��+ B @O ��+ B `O ��+ B �O �+ B �O (�+ B �O >�+ B �O U�+ B P j�+ B P ��+ B @P ��+ B `P ��+ B �P ��+ B �P =, B �P 2=, B �P D=, B Q V=, B Q d=, B @Q u=, B `Q �=, B �Q �=, B �Q �=, B �Q �=, B �Q �=, B R �=, B R �=, B @R �=, B `R >, B �R '>, B �R 6>, B �R K>, B �R Z>, B S o>, B S |>, B @S �>, B `S �>, B �S �>, B �S �>, B �S �>, B �S �>, B T �>, B T �>, B @T ?, B `T ?, B �T +?, B �T :?, B �T K?, B �T a?, B U x?, B U �?, B @U �?, B `U �?, B �U �?, B �U �?, B �U @, B �U "@, B V <@, B V Q@, B @V s@, B `V �@, B �V �@, B �V �@, B �V A, B �V 1A, B W WA, B W oA, B @W �A, B `W �A, B �W �A, B �W B, B �W 'B, B �W PB, B X yB, B X �B, B @X �B, B `X �B, B �X C, B �X =C, B �X UC, B �X pC, B Y �C, B Y �C, B @Y �C, B `Y �C, B �Y �C, B �Y �C, B �Y D, B �Y D, B Z 3D, B Z
�
VD, Q D %I+ B BI+ B _I+ B @ kI+ B ` wI+ B � �I+ B � (+* B � �.* B � "3* B �I+ B �I+ B @ �I+ B ` �1* B � �I+ B � r2* B � �I+ B � �I+ B �2* B �2* B @ �I+ B ` J+ B � �2* B � 7J+ B � �2* B � NJ+ B gJ+ B ~J+ B @ �J+ B ` �J+ B � �J+ B � �J+ B � �J+ B � �J+ B K+ B %K+ B @ <K+ B ` SK+ B � cK+ B � sK+ B � �K+ B � �K+ B �K+ B �K+ B @ �K+ B ` �+ B � �+ B � �+ B � �K+ B � �K+ B L+ B !L+ B @ ;L+ B ` UL+ B � oL+ B � �L+ B � �L+ B � �L+ B �L+ B �L+ B @ M+ B ` M+ B � 7M+ B � QM+ B � kM+ B � �M+ B �M+ B �M+ B @ �M+ B ` �M+ B � N+ B � N+ B � 7N+ B � PN+ B iN+ B �N+ B @ �N+ B ` �N+ B � }$+ B � �N+ B � �N+ B � �N+ B
O+ B
&O+ B @
CO+ B `
`O+ B �
}O+ B �
�O+ B �
�O+ B �
�O+ B �O+ B P+ B @ %P+ B ` @P+ B � [P+ B � vP+ B � �P+ B � �P+ B �P+ B �P+ B @ Q+ B ` Q+ B � =Q+ B � ZQ+ B � wQ+ B � �Q+ B
�Q+ B
�Q+ B @
�Q+ B `
R+ B �
%R+ B �
BR+ B �
_R+ B �
|R+ B �R+ B �R+ B @ �R+ B ` �R+ B �
S+ B � &S+ B � BS+ B � ^S+ B yS+ B �S+ B @ �S+ B ` �S+ B � �S+ B � T+ B � T+ B � <T+ B YT+ B vT+ B @ �T+ B ` �T+ B � �T+ B � �T+ B � U+ B � $U+ B �$+ B �$+ B @ %+ B ` AU+ B � @%+ B � OU+ B � H>+ B � kU+ B }U+ B �U+ B @ �U+ B ` �U+ B � �U+ B � V+ B � V+ B � 9V+ B SV+ B mV+ B @ �V+ B ` �V+ B � �V+ B � �V+ B � �V+ B � W+ B -W+ B IW+ B @ eW+ B ` �W+ B � �W+ B � �W+ B � �W+ B � �W+ B
X+ B )X+ B @ EX+ B ` _X+ B � yX+ B � �X+ B � �X+ B � �X+ B �X+ B �X+ B @ Y+ B ` 1Y+ B � MY+ B � iY+ B � �Y+ B � �Y+ B �Y+ B �Y+ B @ �Y+ B ` Z+ B � -Z+ B � IZ+ B � �>+ B � �>+ B eZ+ B uZ+ B @ �Z+ B ` �Z+ B � �Z+ B � �Z+ B � �Z+ B � �Z+ B �Z+ B [+ B @ -[+ B ` G[+ B � a[+ B � z[+ B � �[+ B � �[+ B �[+ B �[+ B @ �[+ B ` \+ B � )\+ B � C\+ B � ]\+ B � w\+ B �\+ B �\+ B @ �\+ B ` �\+ B � �\+ B � ]+ B � )]+ B � B]+ B []+ B s]+ B @ �G+ B ` �G+ B � �G+ B � �]+ B � �]+ B � �]+ B �]+ B H+ B @ YG+ B ` @H+ B � �]+ B � �* B � �* B � ��* B ��* B �* B @ �* B ` �]+ B � �H+ B � �]+ B � }�+ B � ��+ B U�+ B d�+ B @ s�+ B ` ��+ B � ��+ B � ��+ B � ��+ B �
�+ B �+ B /�+ B @ A�+ B ` R�+ B � iD, B � {D, B � �D, B � �D, B ! �=, B ! �D, B @! �D, B `! �D, B �! �D, B �! o>, B �! �D, B �! �D, B " �D, B " E, B @" !E, B `" 5E, B �" IE, B �" ]E, B �" sE, B �" d�+ B # }�+ B # ��+ B @# ��+ B `# ��+ B �# ��+ B �# �E, B �# �E, B �# �?, B $ �?, B $ �E, B @$ �E, B `$ �E, B �$ F, B �$ 'F, B �$ IF, B �$ kF, B % �F, B % �F, B @% �F, B `% �F, B �% �F, B �%
G, B �% 'G, B �% CG, B & [G, B & sG, B @& �G, B `& �G, B �& �G, B �& �G, B �&
H, B �& &H, B ' BH, B ' dH, B @' �H, B `' �H, B �' �H, B �' �H, B �' �H, B �' I, B ( /I, B ( JI, B @( dI, B `( WA, B �( �I, B �( �I, B �( �I, B �( �I, B ) �I, B ) J, B @) 6J, B `) YJ, B �) |J, B �) �J, B �) �J, B �) �J, B *
�
�J, H1 $ � ^+ �
� ^+ �
� ^+ �
�"' � @ �"' � � �"' � � �"' �
�4* @
�4* `
�4* �
'^+ 8 �
(�+ 8 �
� ) F� �
>^+ �� �1 �
�
�
K, K, B ,K, B KK, B @ cK, B ` }K, B �
�
�K, % % �K, �K, �K, �K, L, &L, ( =L, 0 TL, 8 nL, @ �L, H �L, P �L, X �L, ` �L, h
M, p $M, x >M, � XM, � sM, � �M, � �M, � �M, � �M, � �M, � N, � 9N, � WN, � uN, � �N, � �N, � �N, � �N, � O, *O, IO, hO, �O,
�
�O, % � �K, B �K, B �K, B @ �K, B ` L, B � &L, B � =L, B � TL, B � nL, B �L, B �L, B @ �L, B ` �L, B � �L, B �
M, B � $M, B � >M, B XM, B sM, B @ �M, B ` �M, B � �M, B � �M, B � �M, B � N, B 9N, B WN, B @ uN, B ` �N, B � �N, B � �N, B � �N, B � O, B *O, B IO, B @ hO, B ` �O, B �
�
�O, 0 $ � �
� �O, �
�O, �
@ �
�
�
�O, $ � * B � * B � * B @
* B ` "
* B � 9
* B � F
* B � S
* B � �O, B
�
�O, R* h* ~* �* �* �* ( �* 0 �* 8 �* @ �* H * P 6 * X U * ` t * h � * p
* x P, �
�
P, D R* B h* B ~* B @ �* B ` �* B � �* B � �* B � �* B � �* B �* B * B @ 6 * B ` U * B � t * B � � * B �
* B � P, B
�
(P, 8 3P, �
DP, �
@ 3�( �
� SP, �
� oP, �
~P, �
@ �P, �
�
�
J� �
J� i� �
J� 8 �
�
�P, 0 $ �
� �
� �P, �
�P, �
@ �
�
�
�P, � �P, B �P, B �P, B @ Q, B ` Q, B � Q, B � -Q, B � <Q, B � LQ, B YQ, B jQ, B @ {Q, B ` �Q, B � �Q, B � �Q, B � �Q, B � �Q, B �Q, B R, B @ R, B ` %R, B � :R, B � NR, B � iR, B � �R, B �R, B �R, B @ �R, B ` �R, B � �R, B � S, B � $S, B � 5S, B LS, B dS, B @ qS, B ` �S, B � �S, B � �S, B � �S, B � �S, B �S, B T, B @ .T, B ` GT, B � `T, B � yT, B � �T, B � �T, B �T, B �T, B @ �T, B ` U, B � U, B � 3U, B � EU, B � ZU, B uU, B �U, B @ �U, B ` �U, B � �U, B � V, B � -V, B � MV, B nV, B �V, B @ �V, B ` �V, B � �V, B � �V, B �
W, B � !W, B 8W, B OW, B @ hW, B ` �W, B � �W, B � �W, B � �W, B � �W, B
X, B
X, B @
8X, B `
SX, B �
nX, B �
�X, B �
�X, B �
�X, B �X, B �X, B @ Y, B ` +Y, B � FY, B � aY, B � �Y, B � �Y, B �Y, B �Y, B @ Z, B ` $Z, B � >Z, B � XZ, B � rZ, B � �Z, B
�Z, B
�Z, B @
�Z, B `
�Z, B �
[, B �
[, B �
7[, B �
P[, B i[, B �[, B @ �[, B ` �[, B � �[, B � �[, B � \, B � $\, B ?\, B Z\, B @ u\, B ` �\, B � �\, B � �\, B � �\, B � �\, B
�
�\, 2 � ], B ], B 1], B @ H], B ` Y], B � r], B � �], B � �], B � �], B �], B �], B @ ^, B ` ^, B � 7^, B � K^, B � a^, B � s^, B �^, B �^, B @ �^, B ` �^, B � �^, B � �^, B � �^, B � _, B _, B *_, B @ ;_, B ` K_, B � \_, B � l_, B � _, B � �_, B �_, B �_, B @ �_, B ` �_, B � �_, B � �_, B � �_, B � `, B "`, B 0`, B @ ;`, B ` F`, B � N`, B � �Q, B � V`, B � t`, B �`, B �`, B @ �`, B ` �`, B � �`, B � a, B � 4a, B � Sa, B �Q, B ra, B @ �a, B ` �a, B � �a, B � �a, B � �a, B � b, B 7b, B �R, B @ Wb, B ` nb, B � �b, B � �b, B � �b, B � �b, B �b, B �b, B @ c, B ` c, B � +c, B � @c, B � Wc, B � ic, B
�S, B
�S, B @
|c, B `
�S, B �
�c, B �
�c, B �
�c, B �
�c, B �c, B d, B @ d, B ` ,d, B � Ad, B � Vd, B � kd, B � �d, B �d, B �d, B @ �d, B ` �d, B � �d, B � �d, B � e, B � (e, B
=e, B
Re, B @
ge, B `
|e, B �
�e, B �
�e, B �
�e, B �
�e, B �e, B U, B @ 3U, B ` �e, B � f, B � ,f, B � Bf, B � Xf, B qf, B �f, B @ �f, B ` �f, B � �f, B � g, B � :g, B � cg, B �g, B �g, B @ �g, B ` �g, B � #h, B � Jh, B � nh, B � �h, B �h, B �h, B @ �h, B ` i, B � >i, B � ]i, B �
W, B � !W, B 8W, B �i, B @ �i, B ` �i, B � �i, B � j, B � ?j, B � fj, B �j, B �j, B @ �j, B ` �j, B � #k, B � Jk, B � ok, B � �k, B �k, B �k, B @ l, B ` .l, B � Sl, B � zl, B � �l, B � �l, B �l, B m, B @ <m, B ` dm, B � �m, B � �m, B � �m, B � n, B &n, B Nn, B @ tn, B ` �n, B � �n, B � �n, B � o, B � 8o, B ^o, B �o, B @ �o, B ` �o, B � �o, B � "p, B � Hp, B � pp, B �p, B �p, B @ �p, B ` q, B � 2q, B � Zq, B � �q, B � �q, B �q, B �q, B @ r, B ` Dr, B � jr, B � �r, B � �r, B � �r, B s, B .s, B @ Ts, B ` |s, B � �s, B � �s, B � �s, B � t, B 5t, B ^t, B @ t, B ` �t, B � �t, B � �t, B � u, B � Bu, B hu, B �u, B @ �u, B ` �u, B � �u, B � v, B � :v, B � _v, B �v, B �v, B @ �Z, B ` �Z, B � �Z, B � �v, B � �v, B � w, B 8w, B _w, B @ �w, B ` �w, B � �w, B � �w, B � x, B � Cx, B hx, B �x, B @ �x, B ` �x, B � y, B � 'y, B � Ly, B � sy, B �y, B �y, B @ �y, B `
z, B � 3z, B � [z, B � �z, B � �z, B ! �z, B ! �z, B @! {, B `! E{, B �! k{, B �! �{, B �! �{, B �! �{, B " |, B " /|, B @" U|, B `" }|, B �" �|, B �" �|, B �" �|, B �" }, B # ?}, B # g}, B @# �}, B `# �}, B �# �}, B �# ~, B �# )~, B �# Q~, B $ w~, B $ �~, B @$ �~, B `$ �~, B �$ , B �$ ;, B �$ a, B �$ �, B % �, B % �, B @% �, B `% %�, B �% K�, B �% s�, B �% ��, B �% ��, B & �, B &
�
�, 2 2 ], ], 1], H], Y], r], ( �], 0 �], 8 �], @ �], H �], P ^, X ^, ` 7^, h K^, p a^, x s^, � �^, � �^, � �^, � �^, � �^, � �^, � �^, � _, � _, � *_, � ;_, � K_, � \_, � l_, � _, � �_, �_, �_, �_, �_, �_, ( �_, 0 �_, 8 `, @ "`, H 0`, P ;`, X F`, ` N`, h �Q, p V`, x t`, � �`, � �`, � �`, � �`, � �`, � a, � 4a, � Sa, � �Q, � ra, � �a, � �a, � �a, � �a, � �a, � b, 7b, �R, Wb, nb, �b, ( �b, 0 �b, 8 �b, @ �b, H �b, P c, X c, ` +c, h @c, p Wc, x ic, � �S, � �S, � |c, � �S, � �c, � �c, � �c, � �c, � �c, � d, � d, � ,d, � Ad, � Vd, � kd, � �d, �d, �d, �d, �d, �d, ( �d, 0 e, 8 (e, @ =e, H Re, P ge, X |e, ` �e, h �e, p �e, x �e, � �e, � U, � 3U, � �e, � f, � ,f, � Bf, � Xf, � qf, � �f, � �f, � �f, � �f, � g, � :g, � cg, �g, �g, �g, �g, #h, ( Jh, 0 nh, 8 �h, @ �h, H �h, P �h, X i, ` >i, h ]i, p
W, x !W, � 8W, � �i, � �i, � �i, � �i, � j, � ?j, � fj, � �j, � �j, � �j, � �j, � #k, � Jk, � ok, � �k, �k, �k, l, .l, Sl, ( zl, 0 �l, 8 �l, @ �l, H m, P <m, X dm, ` �m, h �m, p �m, x n, � &n, � Nn, � tn, � �n, � �n, � �n, � o, � 8o, � ^o, � �o, � �o, � �o, � �o, � "p, � Hp, � pp, �p, �p, �p, q, 2q, ( Zq, 0 �q, 8 �q, @ �q, H �q, P r, X Dr, ` jr, h �r, p �r, x �r, � s, � .s, � Ts, � |s, � �s, � �s, � �s, � t, � 5t, � ^t, � t, � �t, � �t, � �t, � u, � Bu, hu, �u, �u, �u, �u, ( v, 0 :v, 8 _v, @ �v, H �v, P �Z, X �Z, ` �Z, h �v, p �v, x w, � 8w, � _w, � �w, � �w, � �w, � �w, � x, � Cx, � hx, � �x, � �x, � �x, � y, � 'y, � Ly, � sy, �y, �y, �y,
z, 3z, ( [z, 0 �z, 8 �z, @ �z, H �z, P {, X E{, ` k{, h �{, p �{, x �{, � |, � /|, � U|, � }|, � �|, � �|, � �|, � }, � ?}, � g}, � �}, � �}, � �}, � ~, � )~, � Q~, w~, �~, �~, �~, , ( ;, 0 a, 8 �, @ �, H �, P �, X %�, ` K�, h s�, p ��, x ��, � �, �
�
�, H $ � ��+ �
� ��+ �
� ��+ �
�
�
�
+�, ? � ��+ B �+ B �+ B @ �+ B ` �+ B � /�+ B � E�+ B � Z�+ B � p�+ B ��+ B ��+ B @ ��+ B ` �+ B � �+ B � ��+ B � , B � ' , B < , B X , B @ m , B ` � , B � � , B � � , B � � , B � � , B , B , B @ 1, B ` M, B � b, B � ~, B � �, B � �, B �, B �, B @ , B ` , B � 6, B � K, B � h, B � }, B �, B �, B @ �, B ` �, B � �, B � , B � *, B � D, B ^, B x, B @ �, B ` �, B � �, B � �, B � �, B � �* B D�, B `�, B @ �, B ` ��, B � ��, B � Ӂ, B �
�
��, � � , B /, B H, B @ b, B ` �, B � �, B � �, B � �, B � �+ B �, B , B @ , B ` B, B � Y, B � o, B � �, B � �, B �, B �, B @ �, B ` �, B � , B � ., B � D, B � W, B l, B �, B @ �, B ` �, B � �, B � �, B �
, B � &, B @, B Z, B @ x, B ` �, B � �, B � �, B � �, B � �, B , B , B @ -, B ` @, B � U, B � k, B � , B � �, B �, B �, B @ �, B ` , B � ) , B � C , B � a , B � s , B � , B � , B @ � , B ` � , B � � , B �
, B �
, B � )
, B >
, B T
, B @ h
, B ` �
, B � �
, B � �
, B � �
, B � �
, B , B , , B @ J , B ` \ , B � t , B � � , B � � , B � � , B
� , B
� , B @
� , B `
, B �
' , B �
= , B �
Q , B �
j , B � , B � , B @ � , B ` � , B � � , B �
, B � 3
, B � E
, B ]
, B u
, B @ �
, B ` �
, B � �
, B � ��+ B � , B � ' , B
< , B
X , B @
m , B `
� , B �
� , B �
� , B �
� , B �
� , B , B , B @ 1, B ` M, B � b, B � ~, B � �, B � �
, B �
, B , B @ 3, B ` S, B � k, B � �, B � ` * B � �, B �, B � * B @ �, B ` �, B � , B � ., B � G, B � ], B }, B �, B @ �, B ` �, B � �, B � �, B � , B � *, B D, B ^, B @ x, B ` w, B � �, B � �, B � �, B � �, B , B 4, B @ S, B ` s, B � �, B � �, B � �, B � �, B D�, B `�, B @ �, B ` "�, B � 5�, B � O�, B � m�, B � ��, B ��, B Ӂ, B @
�
��, � � , /, H, b, �, �, ( �, 0 �, 8 �+ @ �, H , P , X B, ` Y, h o, p �, x �, � �, � �, � �, � �, � , � ., � D, � W, � l, � �, � �, � �, � �, � �, �
, � &, @, Z, x, �, �, ( �, 0 �, 8 �, @ , H , P -, X @, ` U, h k, p , x �, � �, � �, � �, � , � ) , � C , � a , � s , � � , � � , � � , � � , � � , �
, �
, � )
, >
, T
, h
, �
, �
, ( �
, 0 �
, 8 �
, @ , H , , P J , X \ , ` t , h � , p � , x � , � � , � � , � � , � , � ' , � = , � Q , � j , � � , � � , � � , � � , � � , �
, � 3
, � E
, ]
, u
, �
, �
, �
, ( ��+ 0 , 8 ' , @ < , H X , P m , X � , ` � , h � , p � , x � , � , � , � 1, � M, � b, � ~, � �, � �
, � �
, � , � 3, � S, � k, � �, � ` * � �, �, � * �, �, , ( ., 0 G, 8 ], @ }, H �, P �, X �, ` �, h �, p , x *, � D, � ^, � x, � w, � �, � �, � �, � �, � , � 4, � S, � s, � �, � �, � �, � �, D�, `�, �, "�, 5�, ( O�, 0 m�, 8 ��, @ ��, H Ӂ, P
�
��, 0 $ � �, �
� , �
, �
@ �
�
�
ł, ܂, �, �, �, (�, ;�, N�, �
�
�
�
�
�
�
�
�
�
�
�
�
�
�
�
�
�� z�,
�* +�* 7�* H�* 'g* 1g* ( Hg* 0 ]g* 8 kg* @ �g* H �g* P �g* X g* `
��,
4 �* B +�* B 7�* B @ H�* B ` 'g* B � 1g* B � Hg* B � ]g* B � kg* B �g* B �g* B @ �g* B ` g* B �
��, H $ �� � / � V � x�
��, Ӄ, �, ��, �, #�, �
�
�
-
�
�
�
" �
$ 8�, P�, d�, x�, ��, ��, ��, �
( �
* �
, �
.
0 '�
2 �
4 �
6 Ʉ, �, ��, �, �
9 �
; �
= �
?
A �
C �
E ��& � Q �% I� @ 2� � �, � $ B� 2�, F�, B R�, B _�, B @ k�, B `
I �, ��, ��, ��, ��, ʅ, �, (
K ��, ��, B ��, B ��, B @ ��, B ` ʅ, B � �, B �
M �, 3P, S DP, U @ �, S � �, S �
O P
�� R
�� i� T )�, 0 $ G � W � 3�, X =�, Y @ J L N F�, # � l�, B ��, B ��, B @ ��, B ` Ԇ, B � �, B � �, B � ,�, B � c�, B x�, B ��, B @ ʇ, B ` �, B � ��, B � �, B � "�, B � 8�, B N�, B d�, B @ z�, B ` ��, B � ��, B � ؈, B � ��, B � �, B 4�, B M�, B @ k�, B ` ��, B � ��, B � ʼn, B � �, B �
�, B -�, B J�, B @
Z f�, ( ( ��, ��, ��, �, �, �, ( 0�, 0 <�, 8 O�, @ g�, H ��+ P {�, X գ+ ` ��, h ��, p ҋ, x �, � �, � �, � �, � -�, � M�, � i�, � {�, � ��, � ��, � �, � �, � ��, � �, � �, � �, � *�, S�, d�, ��, ��, ��, ( ��, 0 ʍ, 8
\ �, ( � ��, B ��, B ��, B @ �, B ` �, B � �, B � 0�, B � <�, B � O�, B g�, B ��+ B @ {�, B ` գ+ B � ��, B � ��, B � ҋ, B � �, B �, B �, B @ �, B ` -�, B � M�, B � i�, B � {�, B � ��, B ��, B �, B @ �, B ` ��, B � �, B � �, B � �, B � *�, B S�, B d�, B @ ��, B ` ��, B � ��, B � ��, B � ʍ, B �
^ �, H $ �� � a � #�, b � 0�, c [ ] _ <�, � `�, B z�, B ��, B @ ��, B ` ��, B � َ, B � ��, B � �, B � -�, B G�, B `�, B @ y�, B ` ��, B � ��, B � ď, B � ݏ, B � ��, B �, B (�, B @ A�, B ` [�, B � q�, B � ��, B � ��, B � ��, B ϐ, B �, B @ �, B ` #�, B � �~+ �� �
d <�, \�, q�, |�, ��, ��, ��, ( k�
0 ��, 8 ��, @ Α, H ؑ, P �, X �, ` ��, h �, p �, x �, � +�, � 8�, � J�, � \�, � k�, � |�, � ��, � ��+ �
f ��, d \�, B q�, B |�, B @ ��, B ` ��, B � ��, B � k�
B � ��, B � ��, B Α, B ؑ, B @ �, B ` �, B � ��, B � �, B � �, B � �, B +�, B 8�, B @ J�, B ` \�, B � k�, B � |�, B � ��, B � ��+ B
h ��, 8 $ � � k ђ, l @ ޒ, m � e g i �, K, B ,K, B KK, B @ cK, B ` }K, B � ��, B �
n
�, ( ( �K, �K, �K, �K, L, &L, ( =L, 0 TL, 8 nL, @ �L, H �L, P �L, X �L, ` �L, h
M, p $M, x >M, � XM, � sM, � �M, � �M, � �M, � �M, � �M, � N, � 9N, � WN, � uN, � �N, � �N, � �N, � �N, � O, *O, IO, hO, �O, �, ( 6�, 0 P�, 8
p f�, ( � �K, B �K, B �K, B @ �K, B ` L, B � &L, B � =L, B � TL, B � nL, B �L, B �L, B @ �L, B ` �L, B � �L, B �
M, B � $M, B � >M, B XM, B sM, B @ �M, B ` �M, B � �M, B � �M, B � �M, B � N, B 9N, B WN, B @ uN, B ` �N, B � �N, B � �N, B � �N, B � O, B *O, B IO, B @ hO, B ` �O, B � �, B � 6�, B � P�, B �
r u�, 0 $ � u � �O, v �O, w @ o q s �, $ � * B � * B � * B @
* B ` "
* B � 9
* B � F
* B � S
* B � �O, B
x ��, R* h* ~* �* �* �* ( �* 0 �* 8 �* @ �* H * P 6 * X U * ` t * h � * p
* x P, � ��, � ��, �
z ɓ, L R* B h* B ~* B @ �* B ` �* B � �* B � �* B � �* B � �* B �* B * B @ 6 * B ` U * B � t * B � � * B �
* B � P, B ��, B ��, B @
| ٓ, 0 $ �
� � �P, � �P, � @ y { } �, 0 $ �� ��, �, �, 2�, E�, X�, N�, o
� y
� J
� �
� [
� e
� � ~ V t ` j H
&� k�, � $ B� �
� �
� � ��, � $ B� � ��, � $ B� �
*� ��, � $ B� ɔ, �, �, �, �, ,�, ?�, � � �
�
I � � � � Z d �
� � �
�
� � � � � � �� *� � ��, � $ B� Е, �, ��, �, $�, 8�, L�, � a�, � $ B� � � �* �* �* �* x�* )�* ( ?�* 0 T�* 8 b�* @ l�* H v�* P ��* X ��* ` ��* h ��* p ��* x ġ* � ϡ* � ܡ* � �* � �* � ��* � �* � �* � �* � 2�* � D�* � e�* � ��* � ��* � ��* � ��* � Т* �* ��*
�* !�* 6�* ( K�* 0 `�* 8 v�* @ ��* H ��* P ��* X ϣ* ` �* h ��* p �* x 2�* � Q�* � k�* � ��* � ��* � Τ* � �* � �* � &�* � G�* � c�* � ��* � ��* � ̥* � �* � �* � �* 6�* S�* r�* ��* ��* ( ݦ* 0 �* 8 �* @ �* H 5�* P N�* X i�* ` ��* h ��* p ��* x ا* � �* � �* � )�* � E�* � W�* � i�* � z�* � ��* � ��* � ��* � ƨ* � Ѩ* � �* � �* � �* � �* $�* 1�* G�* T�* e�* ( w�* 0 ��* 8 ��* @ ��* H ��* P ة* X �* ` �( h ��* p
�* x #�* � 6�* � E�* � U�* � i�* � ��* � ~�* � ��* � �' � ��* � 0�' � ֪* � �* � �* � 0�* � K�* � f�* x�* ��* �' ��* �' ( Ы* 0 �* 8 ��* @ �* H �* P -�* X E�* ` U�* h f�* p ��* x ��* � ̬* � �* � �* � <�* � `�* � ��* � ��* � W�* � e�* � ��* � �* � Ԁ* � ��* �
�* � 0�* � S�* w�* "�* A�* ��* ;�* ( c�* 0 h�* 8 ��* @ ��* H ��* P ̈́* X �* ` ��* h �* p .�* x ��* � ֮* � eI* � �I* � JI* � WI* � �H* � �H* � �* � ��* � �* � pH* � �H* � �H* � �H* � !�* � 5�* ��+ d�+ p�+ �+ ��+ ( ��+ 0 ��+ 8 ��+ @ ��+ H ��+ P ��+ X ��+ ` �+ h �+ p -�+ x I�+ � f�+ � ��+ � ��+ � ��+ � ��+ � ��+ � ��+ � �+ � ,�+ � G�+ � `�+ � |�+ � ��+ � ��+ � ��+ � ��+ ��+ ?�* �+ 4�+ K�+ ( h�+ 0 ��+ 8 ��+ @ ��+ H ��+ P ��+ X ��+ ` �+ h �+ p �+ x 5�+ � E�+ � U�+ � b�+ � v�+ � "( � 2( � �' � ��+ � ��+ � ��+ � ��+ � B�+ � u�, � �
� � � �* B �* B �* B @ �* B ` x�* B � )�* B � ?�* B � T�* B � b�* B l�* B v�* B @ ��* B ` ��* B � ��* B � ��* B � ��* B � ġ* B ϡ* B ܡ* B @ �* B ` �* B � ��* B � �* B � �* B � �* B 2�* B D�* B @ e�* B ` ��* B � ��* B � ��* B � ��* B � Т* B �* B ��* B @
�* B ` !�* B � 6�* B � K�* B � `�* B � v�* B ��* B ��* B @ ��* B ` ϣ* B � �* B � ��* B � �* B � 2�* B Q�* B k�* B @ ��* B ` ��* B � Τ* B � �* B � �* B � &�* B G�* B c�* B @ ��* B ` ��* B � ̥* B � �* B � �* B � �* B 6�* B S�* B @ r�* B ` ��* B � ��* B � ݦ* B � �* B � �* B �* B 5�* B @ N�* B ` i�* B � ��* B � ��* B � ��* B � ا* B
�* B
�* B @
)�* B `
E�* B �
W�* B �
i�* B �
z�* B �
��* B ��* B ��* B @ ƨ* B ` Ѩ* B � �* B � �* B � �* B � �* B $�* B 1�* B @ G�* B ` T�* B � e�* B � w�* B � ��* B � ��* B
��* B
��* B @
ة* B `
�* B �
�( B �
��* B �
�* B �
#�* B 6�* B E�* B @ U�* B ` i�* B � ��* B � ~�* B � ��* B � �' B ��* B 0�' B @ ֪* B ` �* B � �* B � 0�* B � K�* B � f�* B x�* B ��* B @ �' B ` ��* B � �' B � Ы* B � �* B � ��* B �* B �* B @ -�* B ` E�* B � U�* B � f�* B � ��* B � ��* B ̬* B �* B @ �* B ` <�* B � `�* B � ��* B � ��* B � W�* B e�* B ��* B @ �* B ` Ԁ* B � ��* B �
�* B � 0�* B � S�* B w�* B "�* B @ A�* B ` ��* B � ;�* B � c�* B � h�* B � ��* B ��* B ��* B @ ̈́* B ` �* B � ��* B � �* B � .�* B � ��* B ֮* B eI* B @ �I* B ` JI* B � WI* B � �H* B � �H* B � �* B ��* B �* B @ pH* B ` �H* B � �H* B � �H* B � !�* B � 5�* B ��+ B d�+ B @ p�+ B ` �+ B � ��+ B � ��+ B � ��+ B � ��+ B ��+ B ��+ B @ ��+ B ` ��+ B � �+ B � �+ B � -�+ B � I�+ B f�+ B ��+ B @ ��+ B ` ��+ B � ��+ B � ��+ B � ��+ B � �+ B ,�+ B G�+ B @ `�+ B ` |�+ B � ��+ B � ��+ B � ��+ B � ��+ B ��+ B ?�* B @ �+ B ` 4�+ B � K�+ B � h�+ B � ��+ B � ��+ B ��+ B ��+ B @ ��+ B ` ��+ B � �+ B � �+ B � �+ B � 5�+ B E�+ B U�+ B @ b�+ B ` v�+ B � "( B � 2( B � �' B � ��+ B ��+ B ��+ B @ ��+ B ` B�+ B � ��, � �
� � � �+* �+* �+* �+* ,�* >�* ( N�* 0 `�* 8 �'* @ �'* H p�* P ��* X ��* ` �'* h ��* p ��* x �* � �* � �* � ��* � q+* � �* � �* � 4�* � C�* � R�* � c�* � t�* � ��* � ��* � ��* � �* � �*
�* �-* *�* >�* �-* ( V�* 0 j�* 8 ^2* @ ��* H ��* P ��* X ��* ` ��* h �* p �* x �,* � �,* � �* � �* � -* � -* � �* � �* � �-* � t-* � %�* � 9�* � L�* � ^�* � o�* � ��* � ��* ��* �* �* �* + ( + 0 ) + 8 < + @ O + H b + P u + X � + ` � + h � + p � + x � + � � + � � + � � + � + � + � #+ � /+ � ;+ � G+ � T+ � `+ � l+ � x+ � �+ � �+ � �+ �+ �+ �+
+ 2+ ( R+ 0 z+ 8 �+ @ �+ H �+ P + X 7+ ` U+ h y+ p �+ x �+ � �+ � + � + � C+ � f+ � �+ � �+ � �+ � �+ � + � F+ � k+ � �+ � �+ � �+ � �+ "+ B+ j+ �+ �+ ( �+ 0 �+ 8 !+ @ D+ H b+ P �+ X �+ ` �+ h �+ p + x 2+ � X+ � |+ � �+ � �+ � �+ � + � : + � K + � e + � y + � � + � � + � � + �
+ � 8
+ � c
+ �
+ �
+ �
+ + ) + ( O + 0 p + 8 � + @ � + H � + P + X + + ` R + h { + p � + x � + � � + �
+ � B
+ � k
+ � �
+ � �
+ � �
+ � + � 2+ � [+ � �+ � �+ � �+ � �+ � "+ � K+ s+ �+ �+ �+ + ( A+ 0 i+ 8 �+ @ �+ H �+ P
+ X 7+ ` _+ h �+ p �+ x �+ � + � -+ � U+ � + � �+ � �+ � �+ � #+ � K+ � u+ � �+ � �+ � �+ � + � A+ � k+ �+ �+ �+ + 7+ ( a+ 0 �+ 8 �+ @ �+ H + P -+ X W+ ` + h �+ p �+ x �+ � + � I+ � l+ � �+ � �+ � �+ � + � 9+ � c+ � �+ � �+ � �+ � �+ � + � ?+ � `+ �+ �+ �+ �+ $+ ( M+ 0 t+ 8 �+ @ �+ H �+ P + X =+ ` d+ h �+ p �+ x �+ � + � - + � T + � } + � � + � � + � � + � + � G + � q + � � + � � + � � + � + � = + � g + � + � + � + + 3 + ( ] + 0 � + 8 � + @ � + H + P ) + X S + ` { + h � + p � + x � + � !+ � I!+ � q!+ � �!+ � �!+ � �!+ � "+ � ?"+ � g"+ � �"+ � �"+ � �"+ � #+ � 5#+ � ]#+ � �#+
�#+
�#+
$+
+$+
S$+ (
}$+ 0
�$+ 8
�$+ @
�$+ H
�$+ P
�$+ X
%+ `
%+ h
"%+ p
1%+ x
@%+ �
T%+ �
k%+ �
|%+ �
�%+ �
�%+ �
�%+ �
�%+ �
�%+ �
&+ �
8&+ �
b&+ �
�&+ �
�&+ �
�&+ �
�&+ �
'+ 8'+ X'+ }'+ �'+ �'+ ( �'+ 0 (+ 8 ?(+ @ g(+ H �(+ P �(+ X �(+ ` )+ h ))+ p Q)+ x w)+ � �)+ � �)+ � �)+ � *+ � ;*+ � a*+ � �*+ � �*+ � �*+ � ++ � )++ � P++ � y++ � �++ � �++ � �++ ,+ @,+ i,+ �,+ �,+ ( �,+ 0 -+ 8 0-+ @ Y-+ H �-+ P �-+ X �-+ ` �-+ h .+ p I.+ x p.+ � �.+ � �.+ � �.+ � /+ � 9/+ � `/+ � �/+ � �/+ � �/+ � 0+ � )0+ � P0+ � y0+ � �0+ � �0+ � �0+
1+
@1+
i1+
�1+
�1+ (
�1+ 0
2+ 8
+2+ @
U2+ H
w2+ P
�2+ X
�2+ `
�2+ h
3+ p
23+ x
R3+ �
w3+ �
�3+ �
�3+ �
�3+ �
4+ �
04+ �
X4+ �
~4+ �
�4+ �
�4+ �
�4+ �
5+ �
B5+ �
h5+ �
�5+ �
�5+ �5+ 6+ ,6+ R6+ z6+ ( �6+ 0 �6+ 8 �6+ @ 7+ H ?7+ P h7+ X �7+ ` �7+ h �7+ p 8+ x /8+ � X8+ � 8+ � �8+ � �8+ � �8+ � 9+ � H9+ � o9+ � �9+ � �9+ � �9+ � :+ � 8:+ � _:+ � �:+ � �:+ �:+ �:+ (;+ O;+ x;+ ( �;+ 0 �;+ 8 �;+ @ <+ H ?<+ P h<+ X �<+ ` �<+ h �<+ p =+ x /=+ � X=+ � =+ � �=+ � �=+ � �=+ � >+ � H>+ � d>+ � |>+ � �>+ � �>+ � �>+ � �>+ � �>+ � �>+ � �>+ ?+ ?+ ?+ *?+ 8?+ ( G?+ 0 V?+ 8 e?+ @ �?+ H �?+ P �?+ X �?+ ` @+ h =@+ p d@+ x �@+ � �@+ � �@+ � �@+ � A+ � 5A+ � YA+ � |A+ � �A+ � �A+ � �A+ � B+ � +B+ � OB+ � uB+ � �B+ � �B+ �B+
C+ -C+ UC+ uC+ ( �C+ 0 �C+ 8 �C+ @ D+ H 3D+ P ZD+ X xD+ ` �D+ h �D+ p �D+ x E+ � $E+ � BE+ � fE+ � �E+ � �E+ � �E+ � �E+ � F+ � BF+ � iF+ � �F+ � �F+ � �F+ � �F+ � �F+ � G+ G+ /G+ IG+ YG+ oG+ ( �G+ 0 �G+ 8 �G+ @ �G+ H �G+ P �G+ X �G+ ` H+ h )H+ p 9�* x -�* � 5�* � �* � �H* � �* � ��* � �* � O�* � q�* � ��* � 6H+ � @H+ � TH+ � uH+ � �H+ � Y�* � e�* �H+ ��* �H+ �H+ �H+ ( �H+ 0 }�+ 8 ��+ @ ��+ H ��+ P ��+ X ��+ ` �+ h �+ p %�+ x 5�+ � E�+ � U�+ � d�+ � s�+ � ��+ � ��+ � ��+ � ��+ � ��+ � ��+ � ��+ � ��+ � �+ � (�+ � >�+ � U�+ j�+ ��+ ��+ ��+ ��+ ( =, 0 2=, 8 D=, @ V=, H d=, P u=, X �=, ` �=, h �=, p �=, x �=, � �=, � �=, � �=, � >, � '>, � 6>, � K>, � Z>, � o>, � |>, � �>, � �>, � �>, � �>, � �>, � �>, �>, �>, ?, ?, +?, ( :?, 0 K?, 8 a?, @ x?, H �?, P �?, X �?, ` �?, h �?, p @, x "@, � <@, � Q@, � s@, � �@, � �@, � �@, � A, � 1A, � WA, � oA, � �A, � �A, � �A, � B, � 'B, � PB, yB, �B, �B, �B, C, ( =C, 0 UC, 8 pC, @ �C, H �C, P �C, X �C, ` �C, h �C, p D, x D, � 3D, � ��, � ��, � �
� � L �+* B �+* B �+* B @ �+* B ` ,�* B � >�* B � N�* B � `�* B � �'* B �'* B p�* B @ ��* B ` ��* B � �'* B � ��* B � ��* B � �* B �* B �* B @ ��* B ` q+* B � �* B � �* B � 4�* B � C�* B R�* B c�* B @ t�* B ` ��* B � ��* B � ��* B � �* B � �* B
�* B �-* B @ *�* B ` >�* B � �-* B � V�* B � j�* B � ^2* B ��* B ��* B @ ��* B ` ��* B � ��* B � �* B � �* B � �,* B �,* B �* B @ �* B ` -* B � -* B � �* B � �* B � �-* B t-* B %�* B @ 9�* B ` L�* B � ^�* B � o�* B � ��* B � ��* B ��* B �* B @ �* B ` �* B � + B � + B � ) + B � < + B O + B b + B @ u + B ` � + B � � + B � � + B � � + B � � + B
� + B
� + B @
� + B `
+ B �
+ B �
#+ B �
/+ B �
;+ B G+ B T+ B @ `+ B ` l+ B � x+ B � �+ B � �+ B � �+ B �+ B �+ B @ �+ B `
+ B � 2+ B � R+ B � z+ B � �+ B
�+ B
�+ B @
+ B `
7+ B �
U+ B �
y+ B �
�+ B �
�+ B �+ B + B @ + B ` C+ B � f+ B � �+ B � �+ B � �+ B �+ B + B @ F+ B ` k+ B � �+ B � �+ B � �+ B � �+ B "+ B B+ B @ j+ B ` �+ B � �+ B � �+ B � �+ B � !+ B D+ B b+ B @ �+ B ` �+ B � �+ B � �+ B � + B � 2+ B X+ B |+ B @ �+ B ` �+ B � �+ B � + B � : + B � K + B e + B y + B @ � + B ` � + B � � + B �
+ B � 8
+ B � c
+ B �
+ B �
+ B @ �
+ B ` + B � ) + B � O + B � p + B � � + B � + B � + B @ + B ` + + B � R + B � { + B � � + B � � + B � + B
+ B @ B
+ B ` k
+ B � �
+ B � �
+ B � �
+ B � + B 2+ B [+ B @ �+ B ` �+ B � �+ B � �+ B � "+ B � K+ B s+ B �+ B @ �+ B ` �+ B � + B � A+ B � i+ B � �+ B �+ B �+ B @
+ B ` 7+ B � _+ B � �+ B � �+ B � �+ B + B -+ B @ U+ B ` + B � �+ B � �+ B � �+ B � #+ B K+ B u+ B @ �+ B ` �+ B � �+ B � + B � A+ B � k+ B �+ B �+ B @ �+ B ` + B � 7+ B � a+ B � �+ B � �+ B �+ B + B @ -+ B ` W+ B � + B � �+ B � �+ B � �+ B + B I+ B @ l+ B ` �+ B � �+ B � �+ B � + B � 9+ B c+ B �+ B @ �+ B ` �+ B � �+ B � + B � ?+ B � `+ B �+ B �+ B @ �+ B ` �+ B � $+ B � M+ B � t+ B � �+ B ! �+ B ! �+ B @! + B `! =+ B �! d+ B �! �+ B �! �+ B �! �+ B " + B " - + B @" T + B `" } + B �" � + B �" � + B �" � + B �" + B # G + B # q + B @# � + B `# � + B �# � + B �# + B �# = + B �# g + B $ � + B $ � + B @$ � + B `$ + B �$ 3 + B �$ ] + B �$ � + B �$ � + B % � + B % + B @% ) + B `% S + B �% { + B �% � + B �% � + B �% � + B & !+ B & I!+ B @& q!+ B `& �!+ B �& �!+ B �& �!+ B �& "+ B �& ?"+ B ' g"+ B ' �"+ B @' �"+ B `' �"+ B �' #+ B �' 5#+ B �' ]#+ B �' �#+ B ( �#+ B ( �#+ B @( $+ B `( +$+ B �( S$+ B �( }$+ B �( �$+ B �( �$+ B ) �$+ B ) �$+ B @) �$+ B `) %+ B �) %+ B �) "%+ B �) 1%+ B �) @%+ B * T%+ B * k%+ B @* |%+ B `* �%+ B �* �%+ B �* �%+ B �* �%+ B �* �%+ B + &+ B + 8&+ B @+ b&+ B `+ �&+ B �+ �&+ B �+ �&+ B �+ �&+ B �+ '+ B , 8'+ B , X'+ B @, }'+ B `, �'+ B �, �'+ B �, �'+ B �, (+ B �, ?(+ B - g(+ B - �(+ B @- �(+ B `- �(+ B �- )+ B �- ))+ B �- Q)+ B �- w)+ B . �)+ B . �)+ B @. �)+ B `. *+ B �. ;*+ B �. a*+ B �. �*+ B �. �*+ B / �*+ B / ++ B @/ )++ B `/ P++ B �/ y++ B �/ �++ B �/ �++ B �/ �++ B 0 ,+ B 0 @,+ B @0 i,+ B `0 �,+ B �0 �,+ B �0 �,+ B �0 -+ B �0 0-+ B 1 Y-+ B 1 �-+ B @1 �-+ B `1 �-+ B �1 �-+ B �1 .+ B �1 I.+ B �1 p.+ B 2 �.+ B 2 �.+ B @2 �.+ B `2 /+ B �2 9/+ B �2 `/+ B �2 �/+ B �2 �/+ B 3 �/+ B 3 0+ B @3 )0+ B `3 P0+ B �3 y0+ B �3 �0+ B �3 �0+ B �3 �0+ B 4 1+ B 4 @1+ B @4 i1+ B `4 �1+ B �4 �1+ B �4 �1+ B �4 2+ B �4 +2+ B 5 U2+ B 5 w2+ B @5 �2+ B `5 �2+ B �5 �2+ B �5
3+ B �5 23+ B �5 R3+ B 6 w3+ B 6 �3+ B @6 �3+ B `6 �3+ B �6
4+ B �6 04+ B �6 X4+ B �6 ~4+ B 7 �4+ B 7 �4+ B @7 �4+ B `7 5+ B �7 B5+ B �7 h5+ B �7 �5+ B �7 �5+ B 8 �5+ B 8 6+ B @8 ,6+ B `8 R6+ B �8 z6+ B �8 �6+ B �8 �6+ B �8 �6+ B 9 7+ B 9 ?7+ B @9 h7+ B `9 �7+ B �9 �7+ B �9 �7+ B �9 8+ B �9 /8+ B : X8+ B : 8+ B @: �8+ B `: �8+ B �: �8+ B �: 9+ B �: H9+ B �: o9+ B ; �9+ B ; �9+ B @; �9+ B `; :+ B �; 8:+ B �; _:+ B �; �:+ B �; �:+ B < �:+ B < �:+ B @< (;+ B `< O;+ B �< x;+ B �< �;+ B �< �;+ B �< �;+ B = <+ B = ?<+ B @= h<+ B `= �<+ B �= �<+ B �= �<+ B �= =+ B �= /=+ B > X=+ B > =+ B @> �=+ B `> �=+ B �> �=+ B �> >+ B �> H>+ B �> d>+ B ? |>+ B ? �>+ B @? �>+ B `? �>+ B �? �>+ B �? �>+ B �? �>+ B �? �>+ B @ ?+ B @ ?+ B @@ ?+ B `@ *?+ B �@ 8?+ B �@ G?+ B �@ V?+ B �@ e?+ B A �?+ B A �?+ B @A �?+ B `A �?+ B �A @+ B �A =@+ B �A d@+ B �A �@+ B B �@+ B B �@+ B @B �@+ B `B A+ B �B 5A+ B �B YA+ B �B |A+ B �B �A+ B C �A+ B C �A+ B @C B+ B `C +B+ B �C OB+ B �C uB+ B �C �B+ B �C �B+ B D �B+ B D
C+ B @D -C+ B `D UC+ B �D uC+ B �D �C+ B �D �C+ B �D �C+ B E D+ B E 3D+ B @E ZD+ B `E xD+ B �E �D+ B �E �D+ B �E �D+ B �E E+ B F $E+ B F BE+ B @F fE+ B `F �E+ B �F �E+ B �F �E+ B �F �E+ B �F F+ B G BF+ B G iF+ B @G �F+ B `G �F+ B �G �F+ B �G �F+ B �G �F+ B �G G+ B H G+ B H /G+ B @H IG+ B `H YG+ B �H oG+ B �H �G+ B �H �G+ B �H �G+ B I �G+ B I �G+ B @I �G+ B `I �G+ B �I H+ B �I )H+ B �I 9�* B �I -�* B J 5�* B J �* B @J �H* B `J �* B �J ��* B �J �* B �J O�* B �J q�* B K ��* B K 6H+ B @K @H+ B `K TH+ B �K uH+ B �K �H+ B �K Y�* B �K e�* B L �H+ B L ��* B @L �H+ B `L �H+ B �L �H+ B �L �H+ B �L }�+ B �L ��+ B M ��+ B M ��+ B @M ��+ B `M ��+ B �M �+ B �M �+ B �M %�+ B �M 5�+ B N E�+ B N U�+ B @N d�+ B `N s�+ B �N ��+ B �N ��+ B �N ��+ B �N ��+ B O ��+ B O ��+ B @O ��+ B `O ��+ B �O �+ B �O (�+ B �O >�+ B �O U�+ B P j�+ B P ��+ B @P ��+ B `P ��+ B �P ��+ B �P =, B �P 2=, B �P D=, B Q V=, B Q d=, B @Q u=, B `Q �=, B �Q �=, B �Q �=, B �Q �=, B �Q �=, B R �=, B R �=, B @R �=, B `R >, B �R '>, B �R 6>, B �R K>, B �R Z>, B S o>, B S |>, B @S �>, B `S �>, B �S �>, B �S �>, B �S �>, B �S �>, B T �>, B T �>, B @T ?, B `T ?, B �T +?, B �T :?, B �T K?, B �T a?, B U x?, B U �?, B @U �?, B `U �?, B �U �?, B �U �?, B �U @, B �U "@, B V <@, B V Q@, B @V s@, B `V �@, B �V �@, B �V �@, B �V A, B �V 1A, B W WA, B W oA, B @W �A, B `W �A, B �W �A, B �W B, B �W 'B, B �W PB, B X yB, B X �B, B @X �B, B `X �B, B �X C, B �X =C, B �X UC, B �X pC, B Y �C, B Y �C, B @Y �C, B `Y �C, B �Y �C, B �Y �C, B �Y D, B �Y D, B Z 3D, B Z ��, B @Z ��, L �
� Ȗ, \ �;* B <* B <* B @ )<* B ` @<* B � �<* B � �;* B � �|+ B � �|+ B �|+ B �|+ B @ �|+ B ` �|+ B � S�+ B � c�+ B � o�+ B � ~�+ B ��+ B ��+ B @ ��+ B ` ��+ B � ��+ B � ܖ, B �
� 6 6 T8* d8* w8* �8* �8* �8* ( �8* 0 s9* 8 �9* @ �9* H �9* P �9* X #:* ` 3:* h C:* p `;* x �;* � �;* � �:* � �:* � ,8* � ?8* � }+ � :* � ,}+ � @}+ � X}+ � t}+ � �}+ � �}+ � �}+ � �* � ��+ �+ �+ �+ .�+ <�+ ( E�+ 0 N�+ 8 _�+ @ q�+ H ~�+ P ��+ X ��+ ` ��+ h ��+ p ��+ x ��+ � ��+ � �+ � �+ � �+ � �, � �, 6 �
� 6 � T8* B d8* B w8* B @ �8* B ` �8* B � �8* B � �8* B � s9* B � �9* B �9* B �9* B @ �9* B ` #:* B � 3:* B � C:* B � `;* B � �;* B �;* B �:* B @ �:* B ` ,8* B � ?8* B � }+ B � :* B � ,}+ B @}+ B X}+ B @ t}+ B ` �}+ B � �}+ B � �}+ B � �* B � ��+ B �+ B �+ B @ �+ B ` .�+ B � <�+ B � E�+ B � N�+ B � _�+ B q�+ B ~�+ B @ ��+ B ` ��+ B � ��+ B � ��+ B � ��+ B � ��+ B ��+ B �+ B @ �+ B ` �+ B � �, B � �, � �
� �, .�, 3�, 8�, =�, *�* d�* ( y�* 0 ��* 8 ��* @
� F�, $ .�, B 3�, B 8�, B @ =�, B ` *�* B � d�* B � y�* B � ��* B � ��* B
� S�, h e�, B �z* B �z* B @ �z* B ` �z* B � {* B � �{* B � �{* B � �{* B �{* B ��* B @ ��* B ` ��* B � * B � |* B � -|* B � ?|* B Q|* B �|* B @ }* B ` }* B � .}* B � Ղ* B � �* B � ��* B �* B
� � � � 3 � ], B ], B 1], B @ H], B ` Y], B � r], B � �], B � �], B � �], B �], B �], B @ ^, B ` ^, B � 7^, B � K^, B � a^, B � s^, B �^, B �^, B @ �^, B ` �^, B � �^, B � �^, B � �^, B � _, B _, B *_, B @ ;_, B ` K_, B � \_, B � l_, B � _, B � �_, B �_, B �_, B @ �_, B ` �_, B � �_, B � �_, B � �_, B � `, B "`, B 0`, B @ ;`, B ` F`, B � N`, B � �Q, B � V`, B � t`, B �`, B �`, B @ �`, B ` �`, B � �`, B � a, B � 4a, B � Sa, B �Q, B ra, B @ �a, B ` �a, B � �a, B � �a, B � �a, B � b, B 7b, B �R, B @ Wb, B ` nb, B � �b, B � �b, B � �b, B � �b, B �b, B �b, B @ c, B ` c, B � +c, B � @c, B � Wc, B � ic, B
�S, B
�S, B @
|c, B `
�S, B �
�c, B �
�c, B �
�c, B �
�c, B �c, B d, B @ d, B ` ,d, B � Ad, B � Vd, B � kd, B � �d, B �d, B �d, B @ �d, B ` �d, B � �d, B � �d, B � e, B � (e, B
=e, B
Re, B @
ge, B `
|e, B �
�e, B �
�e, B �
�e, B �
�e, B �e, B U, B @ 3U, B ` �e, B � f, B � ,f, B � Bf, B � Xf, B qf, B �f, B @ �f, B ` �f, B � �f, B � g, B � :g, B � cg, B �g, B �g, B @ �g, B ` �g, B � #h, B � Jh, B � nh, B � �h, B �h, B �h, B @ �h, B ` i, B � >i, B � ]i, B �
W, B � !W, B 8W, B �i, B @ �i, B ` �i, B � �i, B � j, B � ?j, B � fj, B �j, B �j, B @ �j, B ` �j, B � #k, B � Jk, B � ok, B � �k, B �k, B �k, B @ l, B ` .l, B � Sl, B � zl, B � �l, B � �l, B �l, B m, B @ <m, B ` dm, B � �m, B � �m, B � �m, B � n, B &n, B Nn, B @ tn, B ` �n, B � �n, B � �n, B � o, B � 8o, B ^o, B �o, B @ �o, B ` �o, B � �o, B � "p, B � Hp, B � pp, B �p, B �p, B @ �p, B ` q, B � 2q, B � Zq, B � �q, B � �q, B �q, B �q, B @ r, B ` Dr, B � jr, B � �r, B � �r, B � �r, B s, B .s, B @ Ts, B ` |s, B � �s, B � �s, B � �s, B � t, B 5t, B ^t, B @ t, B ` �t, B � �t, B � �t, B � u, B � Bu, B hu, B �u, B @ �u, B ` �u, B � �u, B � v, B � :v, B � _v, B �v, B �v, B @ �Z, B ` �Z, B � �Z, B � �v, B � �v, B � w, B 8w, B _w, B @ �w, B ` �w, B � �w, B � �w, B � x, B � Cx, B hx, B �x, B @ �x, B ` �x, B � y, B � 'y, B � Ly, B � sy, B �y, B �y, B @ �y, B `
z, B � 3z, B � [z, B � �z, B � �z, B ! �z, B ! �z, B @! {, B `! E{, B �! k{, B �! �{, B �! �{, B �! �{, B " |, B " /|, B @" U|, B `" }|, B �" �|, B �" �|, B �" �|, B �" }, B # ?}, B # g}, B @# �}, B `# �}, B �# �}, B �# ~, B �# )~, B �# Q~, B $ w~, B $ �~, B @$ �~, B `$ �~, B �$ , B �$ ;, B �$ a, B �$ �, B % �, B % �, B @% �, B `% %�, B �% K�, B �% s�, B �% ��, B �% ��, B & �, B & p�, B @& ��, � �
� 3 3 ], ], 1], H], Y], r], ( �], 0 �], 8 �], @ �], H �], P ^, X ^, ` 7^, h K^, p a^, x s^, � �^, � �^, � �^, � �^, � �^, � �^, � �^, � _, � _, � *_, � ;_, � K_, � \_, � l_, � _, � �_, �_, �_, �_, �_, �_, ( �_, 0 �_, 8 `, @ "`, H 0`, P ;`, X F`, ` N`, h �Q, p V`, x t`, � �`, � �`, � �`, � �`, � �`, � a, � 4a, � Sa, � �Q, � ra, � �a, � �a, � �a, � �a, � �a, � b, 7b, �R, Wb, nb, �b, ( �b, 0 �b, 8 �b, @ �b, H �b, P c, X c, ` +c, h @c, p Wc, x ic, � �S, � �S, � |c, � �S, � �c, � �c, � �c, � �c, � �c, � d, � d, � ,d, � Ad, � Vd, � kd, � �d, �d, �d, �d, �d, �d, ( �d, 0 e, 8 (e, @ =e, H Re, P ge, X |e, ` �e, h �e, p �e, x �e, � �e, � U, � 3U, � �e, � f, � ,f, � Bf, � Xf, � qf, � �f, � �f, � �f, � �f, � g, � :g, � cg, �g, �g, �g, �g, #h, ( Jh, 0 nh, 8 �h, @ �h, H �h, P �h, X i, ` >i, h ]i, p
W, x !W, � 8W, � �i, � �i, � �i, � �i, � j, � ?j, � fj, � �j, � �j, � �j, � �j, � #k, � Jk, � ok, � �k, �k, �k, l, .l, Sl, ( zl, 0 �l, 8 �l, @ �l, H m, P <m, X dm, ` �m, h �m, p �m, x n, � &n, � Nn, � tn, � �n, � �n, � �n, � o, � 8o, � ^o, � �o, � �o, � �o, � �o, � "p, � Hp, � pp, �p, �p, �p, q, 2q, ( Zq, 0 �q, 8 �q, @ �q, H �q, P r, X Dr, ` jr, h �r, p �r, x �r, � s, � .s, � Ts, � |s, � �s, � �s, � �s, � t, � 5t, � ^t, � t, � �t, � �t, � �t, � u, � Bu, hu, �u, �u, �u, �u, ( v, 0 :v, 8 _v, @ �v, H �v, P �Z, X �Z, ` �Z, h �v, p �v, x w, � 8w, � _w, � �w, � �w, � �w, � �w, � x, � Cx, � hx, � �x, � �x, � �x, � y, � 'y, � Ly, � sy, �y, �y, �y,
z, 3z, ( [z, 0 �z, 8 �z, @ �z, H �z, P {, X E{, ` k{, h �{, p �{, x �{, � |, � /|, � U|, � }|, � �|, � �|, � �|, � }, � ?}, � g}, � �}, � �}, � �}, � ~, � )~, � Q~, w~, �~, �~, �~, , ( ;, 0 a, 8 �, @ �, H �, P �, X %�, ` K�, h s�, p ��, x ��, � �, � p�, � ��, 3 �
� ��, @ ��+ B �+ B �+ B @ �+ B ` �+ B � /�+ B � E�+ B � Z�+ B � p�+ B ��+ B ��+ B @ ��+ B ` �+ B � �+ B � ��+ B � , B � ' , B < , B X , B @ m , B ` � , B � � , B � � , B � � , B � � , B , B , B @ 1, B ` M, B � b, B � ~, B � �, B � �, B �, B �, B @ , B ` , B � 6, B � K, B � h, B � }, B �, B �, B @ �, B ` �, B � �, B � , B � *, B � D, B ^, B x, B @ �, B ` �, B � �, B � �, B � �, B � �* B D�, B `�, B @ �, B ` ��, B � ��, B � Ӂ, B � ��, B �
� � � , B /, B H, B @ b, B ` �, B � �, B � �, B � �, B � �+ B �, B , B @ , B ` B, B � Y, B � o, B � �, B � �, B �, B �, B @ �, B ` �, B � , B � ., B � D, B � W, B l, B �, B @ �, B ` �, B � �, B � �, B �
, B � &, B @, B Z, B @ x, B ` �, B � �, B � �, B � �, B � �, B , B , B @ -, B ` @, B � U, B � k, B � , B � �, B �, B �, B @ �, B ` , B � ) , B � C , B � a , B � s , B � , B � , B @ � , B ` � , B � � , B �
, B �
, B � )
, B >
, B T
, B @ h
, B ` �
, B � �
, B � �
, B � �
, B � �
, B , B , , B @ J , B ` \ , B � t , B � � , B � � , B � � , B
� , B
� , B @
� , B `
, B �
' , B �
= , B �
Q , B �
j , B � , B � , B @ � , B ` � , B � � , B �
, B � 3
, B � E
, B ]
, B u
, B @ �
, B ` �
, B � �
, B � ��+ B � , B � ' , B
< , B
X , B @
m , B `
� , B �
� , B �
� , B �
� , B �
� , B , B , B @ 1, B ` M, B � b, B � ~, B � �, B � �
, B �
, B , B @ 3, B ` S, B � k, B � �, B � ` * B � �, B �, B � * B @ �, B ` �, B � , B � ., B � G, B � ], B }, B �, B @ �, B ` �, B � �, B � �, B � , B � *, B D, B ^, B @ x, B ` w, B � �, B � �, B � �, B � �, B , B 4, B @ S, B ` s, B � �, B � �, B � �, B � �, B D�, B `�, B @ �, B ` "�, B � 5�, B � O�, B � m�, B � ��, B ��, B Ӂ, B @ ϗ, B ` �, B � �, B � �, B � 2�, B � H�, � �
� � � , /, H, b, �, �, ( �, 0 �, 8 �+ @ �, H , P , X B, ` Y, h o, p �, x �, � �, � �, � �, � �, � , � ., � D, � W, � l, � �, � �, � �, � �, � �, �
, � &, @, Z, x, �, �, ( �, 0 �, 8 �, @ , H , P -, X @, ` U, h k, p , x �, � �, � �, � �, � , � ) , � C , � a , � s , � � , � � , � � , � � , � � , �
, �
, � )
, >
, T
, h
, �
, �
, ( �
, 0 �
, 8 �
, @ , H , , P J , X \ , ` t , h � , p � , x � , � � , � � , � � , � , � ' , � = , � Q , � j , � � , � � , � � , � � , � � , �
, � 3
, � E
, ]
, u
, �
, �
, �
, ( ��+ 0 , 8 ' , @ < , H X , P m , X � , ` � , h � , p � , x � , � , � , � 1, � M, � b, � ~, � �, � �
, � �
, � , � 3, � S, � k, � �, � ` * � �, �, � * �, �, , ( ., 0 G, 8 ], @ }, H �, P �, X �, ` �, h �, p , x *, � D, � ^, � x, � w, � �, � �, � �, � �, � , � 4, � S, � s, � �, � �, � �, � �, D�, `�, �, "�, 5�, ( O�, 0 m�, 8 ��, @ ��, H Ӂ, P ϗ, X �, ` �, h �, p 2�, x \�, � �
� q�, ��, ��, ��, ��, Ԙ, �, � n
x � � 3� � � � � � � � � � � � � � ��, � $ B� �, (�, <�, P�, d�, x�, ��, ��, � $ B� ��, ̙, ߙ, �, �, �, +�, ?�, � $ B� T�, � �
�* �* ��* ��* �* �* ( �* 0 �* 8 (�* @ 2�* H @�* P L�* X X�* ` e�* h <�* p G�* x T�* � f�* � x�* � ��* � ��* � ��* � ��* � �+ � �+ � ��+ � ��+ � ��+ � -�+ � ��+ � P�+ � ^�+ � m�+ |�+ ��+ ��+ ��+ �+ ( 8�+ 0 ^�+ 8 ��+ @ ��+ H ��+ P ��+ X �+ ` F�+ h l�+ p ��+ x ��+ � ��+ � ��+ � (�+ � J�+ � t�+ � �+ � ��+ � ��+ � ��+ � E�+ � X�+ � ��+ � ��+ � �+ � &�+ � C�+ `�+ ~�+ ��+ ��+ �., ( �., 0 , 8 +, @ H, H �., P =, X �., ` , h �., p �., x /, � /, � &/, � :/, � N/, � e/, � z/, � �/, � �/, � �/, � �/, � �/, � 0, � 30, � P0, � x0, � , &, >, �0, �0, �0, ( �0, 0 �0, 8 1, @ 21, H I1, P `1, X z1, ` V, h �1, p �1, x �1, � �1, � �1, � 2, � 2, � 52, � L2, � h2, � 2, � �2, � �2, � �2, � �2, � �2, � 3, � $3, � <3, T3, k3, �3, �3, �3, ( �3, 0 �3, 8 4, @ %4, H L4, P {4, X �4, ` �4, h �4, p "5, x M5, � z5, � �5, � �5, � �5, � �5, � 6, � 56, � R6, � m6, � �6, � �6, � �6, � �6, � 7, � 7, � �#, =7, Q7, m7, �7, �7, ( �7, 0 �7, 8 $, @ �7, H 8, P <$, X 8, ` 18, h 1 , p J , x c , � | , � N8, � f8, � � , � � , � � , � ~8, � �8, � �8, � �8, � 9, � 89, � c9, � �9, � �9, � �9, :, +:, A:, \:, x:, ( %, 0 %, 8 �:, @ �:, H �:, P �:, X ;, ` >;, h m;, p �;, x �;, � �;, � <, � X', � u', � �', � @<, � k<, � �<, � �<, � e�, � ��, � ��, � Ԛ, � ��, � �, � 7�, X�, y�, ��, ��, ܛ, ( ��, 0 �, 8 ?�, @ `�, H ��, P ��, X Ҝ, ` �, h �, p 8�, x Z�, � |�, � ��, � ��, � �, � �, � &�, � H�, � j�, � ��, � ��, � ��, �
ٞ, � �
�* B �* B ��* B @ ��* B ` �* B � �* B � �* B � �* B � (�* B 2�* B @�* B @ L�* B ` X�* B � e�* B � <�* B � G�* B � T�* B f�* B x�* B @ ��* B ` ��* B � ��* B � ��* B � �+ B � �+ B ��+ B ��+ B @ ��+ B ` -�+ B � ��+ B � P�+ B � ^�+ B � m�+ B |�+ B ��+ B @ ��+ B ` ��+ B � �+ B � 8�+ B � ^�+ B � ��+ B ��+ B ��+ B @ ��+ B ` �+ B � F�+ B � l�+ B � ��+ B � ��+ B ��+ B ��+ B @ (�+ B ` J�+ B � t�+ B � �+ B � ��+ B � ��+ B ��+ B E�+ B @ X�+ B ` ��+ B � ��+ B � �+ B � &�+ B � C�+ B `�+ B ~�+ B @ ��+ B ` ��+ B � �., B � �., B � , B � +, B H, B �., B @ =, B ` �., B � , B � �., B � �., B � /, B
/, B
&/, B @
:/, B `
N/, B �
e/, B �
z/, B �
�/, B �
�/, B �/, B �/, B @ �/, B ` 0, B � 30, B � P0, B � x0, B � , B &, B >, B @ �0, B ` �0, B � �0, B � �0, B � �0, B � 1, B
21, B
I1, B @
`1, B `
z1, B �
V, B �
�1, B �
�1, B �
�1, B �1, B �1, B @ 2, B ` 2, B � 52, B � L2, B � h2, B � 2, B �2, B �2, B @ �2, B ` �2, B � �2, B � 3, B � $3, B � <3, B T3, B k3, B @ �3, B ` �3, B � �3, B � �3, B � �3, B � 4, B %4, B L4, B @ {4, B ` �4, B � �4, B � �4, B � "5, B � M5, B z5, B �5, B @ �5, B ` �5, B � �5, B � 6, B � 56, B � R6, B m6, B �6, B @ �6, B ` �6, B � �6, B � 7, B � 7, B � �#, B =7, B Q7, B @ m7, B ` �7, B � �7, B � �7, B � �7, B � $, B �7, B 8, B @ <$, B ` 8, B � 18, B � 1 , B � J , B � c , B | , B N8, B @ f8, B ` � , B � � , B � � , B � ~8, B � �8, B �8, B �8, B @ 9, B ` 89, B � c9, B � �9, B � �9, B � �9, B :, B +:, B @ A:, B ` \:, B � x:, B � %, B � %, B � �:, B �:, B �:, B @ �:, B ` ;, B � >;, B � m;, B � �;, B � �;, B �;, B <, B @ X', B ` u', B � �', B � @<, B � k<, B � �<, B �<, B e�, B @ ��, B ` ��, B � Ԛ, B � ��, B � �, B � 7�, B X�, B y�, B @ ��, B ` ��, B � ܛ, B � ��, B � �, B � ?�, B `�, B ��, B @ ��, B ` Ҝ, B � �, B � �, B � 8�, B � Z�, B |�, B ��, B @ ��, B ` �, B � �, B � &�, B � H�, B � j�, B ��, B ��, B @ ��, B `
�, B �
�* �� �* �� � '�* �� � 4�* �� @ @�* �� L�* �� � X�* �� � e�* �� @ r�* �� ��* �� � ��* �� � ��* �� @ ��+ �� ��+ �� � ��+ �� �
�+ �� @ !�+ �� =�+ �� � Y�+ �� �
u�+ �� @ ��+ �� ��+ �� � ��+ �� � ��+ �� @ ��+ �� �+ �� � 4�+ �� � O�+ �� @ i�+ �� ��+ �� � ��+ �� � ��+ �� @ ��+ �� ��+ �� � �+ �� � -�+ �� @ H�+ �� c�+ �� � ~�+ �� � ��+ �� @ ��+ �� ��+ �� � ��+ �� � �+ �� @ �+ �� ! +�+ �� �! E�+ �� �" X�+ �� @# g�+ B $ ��+ B $ ��+ �� @$ ��+ �� % ��+ �� �% ��+ �� �& ��+ �� @' ,1* �� ( ��+ �� �( ��+ �� �) , �� @* , �� �* =, �� @+ S, �� , m, �� �, �, �� �- �, �� @. �, B / �, B / �, ^ @/ �, ^ �/ �, ^ 0 , ^ `0 , ^ �0 ., ^ 1 ?, ^ �1 P, ^ �1 `, ^ @2 y, ^ �2 �, ^ 3 �, ^ `3 �, ^ �3 �, ^ 4 �, ^ �4 , ^ �4 , ^ @5 7, ^ �5 N, ^ 6 e, ^ `6 |, ^ �6 �, ^ 7 �, ^ �7 �, ^ �7 �, ^ @8 �, ^ �8 , ^ 9 +, ^ `9 D, ^ �9 ], ^ : v, ^ �: �, ^ �: �, �� @; �, �� < �, �� �< , �� �= &, �� @> >, �� ? V, �� �? w, �� �@ �, �� @A �, ^ B �, ^ `B �, ^ �B , ^ C , ^ �C 2, ^ �C I, ^ @D `, ^ �D w, ^ E �, ^ `E �, ^ �E �, ^ F �, ^ �F �, ^ �F , ^ @G , ^ �G 9, ^ H R, ^ `H k, ^ �H �, ^ I �, ^ �I �, ^ �I �, ^ @J �, ^ �J �, ^ K , ^ `K , ^ �K +, ^ L H, ^ �L b, ^ �L y, ^ @M �, ^ �M �, �� N �, �� �N �, �� �O
, �� @P , �� Q 5 , �� �Q M , �� �R e , �� @S } , �� T � , �� �T � , �� �U � , B @V � , �� `V , �� W 1 , �� �W J , �� �X c , �� `Y | , �� Z � , �� �Z � , �� �[ � , �� `\ � , �� ] , �� �] % , �� �^ G , �� `_ i , �� ` � , �� �` � , �� �a � , �� `b � , �� c , �� �c ) , �� �d I , �� `e i , �� f � , �� �f � , �� �g � , �� `h � , �� i , �� �i 5 , �� �j W , �� `k y , �� l � , �� �l � , �� �m � , �� `n !, �� o #!, �� �o E!, �� �p g!, �� `q �!, �� r �!, �� �r �!, �� �s �!, �� `t ", �� u '", �� �u G", �� �v g", �� `w �", �� x �", �� �x �", �� �y �", �� `z #, �� { 3#, �� �{ U#, �� �| w#, �� `} �#, �� ~ �#, �� �~ �#, �� � �#, �� `� $, �� � ($, �� � <$, �� �� V$, �� `� x$, �� � �$, �� � �$, �� �� �$, �� `� �$, �� � %, �� � %, �� �� 3%, �� `� N%, �� � o%, �� � �%, �� �� �%, �� `� �%, �� � �%, �� � &&, �� �� L&, �� `� r&, �� � �&, �� � �&, �� �� �&, �� `� �&, �� � ', �� � 8', �� �� X', �� `� u', �� � �', �� � �', �� �� �', �� `� �', �� � (, �� � +(, �� �� J(, �� `� k(, �� � �(, �� � �(, �� �� �(, �� `� �(, �� � ), �� � 1), �� �� R), �� `� s), �� � �), �� � �), �� �� �), �� `� �), �� � *, �� � 9*, �� �� `*, �� `� �*, �� � �*, �� � �*, �� �� �*, �� `� +, �� � @+, �� � `+, �� �� �+, �� `� �+, �� � �+, �� � �+, �� �� �+, �� `� ,, �� � 7,, �� � V,, �� �� u,, �� `� �,, �� � �,, �� � �,, �� �� �,, �� `� -, �� � 5-, �� � V-, �� �� w-, �� `� �-, �� � �-, �� � �-, �� �� �-, �� `� ., �� � =., �� � ^., �� �� e�, �� `� ��, �� � ��, �� � "�, �� �� F�, �� `� j�, �� � ��, �� �� ��, �� �� ֟, �� `� ��, �� � �, �� �� B�, �� �� f�, �� `� ��, �� � `�, �� �� ��, �� �� ��, �� `� Ӡ, �� � ��, �� �� �, �� �� B�, �� `� g�, �� � ��, �� �� ��, �� �� ֡, �� `� ��, �� � �, �� �� E�, �� �� j�, �� `� ��, �� �
��, `M $ �� �* �i ��* �i �* j �* @j �* �j =, �j
��, � d %I+ B BI+ B _I+ B @ kI+ B ` wI+ B � �I+ B � (+* B � �.* B � "3* B �I+ B �I+ B @ �I+ B ` �1* B � �I+ B � r2* B � �I+ B � �I+ B �2* B �2* B @ �I+ B ` J+ B � �2* B � 7J+ B � �2* B � NJ+ B gJ+ B ~J+ B @ �J+ B ` �J+ B � �J+ B � �J+ B � �J+ B � �J+ B K+ B %K+ B @ <K+ B ` SK+ B � cK+ B � sK+ B � �K+ B � �K+ B �K+ B �K+ B @ �K+ B ` �+ B � �+ B � �+ B � �K+ B � �K+ B L+ B !L+ B @ ;L+ B ` UL+ B � oL+ B � �L+ B � �L+ B � �L+ B �L+ B �L+ B @ M+ B ` M+ B � 7M+ B � QM+ B � kM+ B � �M+ B �M+ B �M+ B @ �M+ B ` �M+ B � N+ B � N+ B � 7N+ B � PN+ B iN+ B �N+ B @ �N+ B ` �N+ B � }$+ B � �N+ B � �N+ B � �N+ B
O+ B
&O+ B @
CO+ B `
`O+ B �
}O+ B �
�O+ B �
�O+ B �
�O+ B �O+ B P+ B @ %P+ B ` @P+ B � [P+ B � vP+ B � �P+ B � �P+ B �P+ B �P+ B @ Q+ B ` Q+ B � =Q+ B � ZQ+ B � wQ+ B � �Q+ B
�Q+ B
�Q+ B @
�Q+ B `
R+ B �
%R+ B �
BR+ B �
_R+ B �
|R+ B �R+ B �R+ B @ �R+ B ` �R+ B �
S+ B � &S+ B � BS+ B � ^S+ B yS+ B �S+ B @ �S+ B ` �S+ B � �S+ B � T+ B � T+ B � <T+ B YT+ B vT+ B @ �T+ B ` �T+ B � �T+ B � �T+ B � U+ B � $U+ B �$+ B �$+ B @ %+ B ` AU+ B � @%+ B � OU+ B � H>+ B � kU+ B }U+ B �U+ B @ �U+ B ` �U+ B � �U+ B � V+ B � V+ B � 9V+ B SV+ B mV+ B @ �V+ B ` �V+ B � �V+ B � �V+ B � �V+ B � W+ B -W+ B IW+ B @ eW+ B ` �W+ B � �W+ B � �W+ B � �W+ B � �W+ B
X+ B )X+ B @ EX+ B ` _X+ B � yX+ B � �X+ B � �X+ B � �X+ B �X+ B �X+ B @ Y+ B ` 1Y+ B � MY+ B � iY+ B � �Y+ B � �Y+ B �Y+ B �Y+ B @ �Y+ B ` Z+ B � -Z+ B � IZ+ B � �>+ B � �>+ B eZ+ B uZ+ B @ �Z+ B ` �Z+ B � �Z+ B � �Z+ B � �Z+ B � �Z+ B �Z+ B [+ B @ -[+ B ` G[+ B � a[+ B � z[+ B � �[+ B � �[+ B �[+ B �[+ B @ �[+ B ` \+ B � )\+ B � C\+ B � ]\+ B � w\+ B �\+ B �\+ B @ �\+ B ` �\+ B � �\+ B � ]+ B � )]+ B � B]+ B []+ B s]+ B @ �G+ B ` �G+ B � �G+ B � �]+ B � �]+ B � �]+ B �]+ B H+ B @ YG+ B ` @H+ B � �]+ B � �* B � �* B � ��* B ��* B �* B @ �* B ` �]+ B � �H+ B � �]+ B � }�+ B � ��+ B U�+ B d�+ B @ s�+ B ` ��+ B � ��+ B � ��+ B � ��+ B �
�+ B �+ B /�+ B @ A�+ B ` R�+ B � iD, B � {D, B � �D, B � �D, B ! �=, B ! �D, B @! �D, B `! �D, B �! �D, B �! o>, B �! �D, B �! �D, B " �D, B " E, B @" !E, B `" 5E, B �" IE, B �" ]E, B �" sE, B �" d�+ B # }�+ B # ��+ B @# ��+ B `# ��+ B �# ��+ B �# �E, B �# �E, B �# �?, B $ �?, B $ �E, B @$ �E, B `$ �E, B �$ F, B �$ 'F, B �$ IF, B �$ kF, B % �F, B % �F, B @% �F, B `% �F, B �% �F, B �%
G, B �% 'G, B �% CG, B & [G, B & sG, B @& �G, B `& �G, B �& �G, B �& �G, B �&
H, B �& &H, B ' BH, B ' dH, B @' �H, B `' �H, B �' �H, B �' �H, B �' �H, B �' I, B ( /I, B ( JI, B @( dI, B `( WA, B �( �I, B �( �I, B �( �I, B �( �I, B ) �I, B ) J, B @) 6J, B `) YJ, B �) |J, B �) �J, B �) �J, B �) �J, B * ʢ, B * �, B @* �, B `* �, B �* )�, B �* ?�, B �* U�, B �* k�, B + ��, B + ��, B @+ ��, B `+ ã, B �+ ٣, B �+ �, B �+ �, B �+ �, B , (�, B , 9�, B @, M�, B `, p�, B �, ��, B �, ��, B �, Ǥ, B �, �, B - ��, B - �, B @- +�, B `- D�, B �- ]�, B �- v�, B �- ��, B �- ��, B . ��, B . ڥ, B @. �, B `. �, B �. �, B �. 1�, B �. P�, B �. o�, B / ��, B / ��, B @/ Ҧ, B `/ �, B �/ �, B �/ !�, B �/ :�, B �/ S�, B 0 l�, B 0 ��, B @0 ��, B `0 ��, B �0 Ч, B �0 �, B �0 �, B �0 �, B 1 4�, B 1 M�, B @1 a�, B `1 u�, B �1 ��, B �1 ��, B �1 ��, B �1 Ũ, B 2 ٨, B 2 �, B @2 �, B `2 �, B �2 )�, B �2 ;�, B �2 M�, B �2 `�, B 3
y�, � � �+* �+* �+* �+* ,�* >�* ( N�* 0 `�* 8 �'* @ �'* H p�* P ��* X ��* ` �'* h ��* p ��* x �* � �* � �* � ��* � q+* � �* � �* � 4�* � C�* � R�* � c�* � t�* � ��* � ��* � ��* � �* � �*
�* �-* *�* >�* �-* ( V�* 0 j�* 8 ^2* @ ��* H ��* P ��* X ��* ` ��* h �* p �* x �,* � �,* � �* � �* � -* � -* � �* � �* � �-* � t-* � %�* � 9�* � L�* � ^�* � o�* � ��* � ��* ��* �* �* �* + ( + 0 ) + 8 < + @ O + H b + P u + X � + ` � + h � + p � + x � + � � + � � + � � + � + � + � #+ � /+ � ;+ � G+ � T+ � `+ � l+ � x+ � �+ � �+ � �+ �+ �+ �+
+ 2+ ( R+ 0 z+ 8 �+ @ �+ H �+ P + X 7+ ` U+ h y+ p �+ x �+ � �+ � + � + � C+ � f+ � �+ � �+ � �+ � �+ � + � F+ � k+ � �+ � �+ � �+ � �+ "+ B+ j+ �+ �+ ( �+ 0 �+ 8 !+ @ D+ H b+ P �+ X �+ ` �+ h �+ p + x 2+ � X+ � |+ � �+ � �+ � �+ � + � : + � K + � e + � y + � � + � � + � � + �
+ � 8
+ � c
+ �
+ �
+ �
+ + ) + ( O + 0 p + 8 � + @ � + H � + P + X + + ` R + h { + p � + x � + � � + �
+ � B
+ � k
+ � �
+ � �
+ � �
+ � + � 2+ � [+ � �+ � �+ � �+ � �+ � "+ � K+ s+ �+ �+ �+ + ( A+ 0 i+ 8 �+ @ �+ H �+ P
+ X 7+ ` _+ h �+ p �+ x �+ � + � -+ � U+ � + � �+ � �+ � �+ � #+ � K+ � u+ � �+ � �+ � �+ � + � A+ � k+ �+ �+ �+ + 7+ ( a+ 0 �+ 8 �+ @ �+ H + P -+ X W+ ` + h �+ p �+ x �+ � + � I+ � l+ � �+ � �+ � �+ � + � 9+ � c+ � �+ � �+ � �+ � �+ � + � ?+ � `+ �+ �+ �+ �+ $+ ( M+ 0 t+ 8 �+ @ �+ H �+ P + X =+ ` d+ h �+ p �+ x �+ � + � - + � T + � } + � � + � � + � � + � + � G + � q + � � + � � + � � + � + � = + � g + � + � + � + + 3 + ( ] + 0 � + 8 � + @ � + H + P ) + X S + ` { + h � + p � + x � + � !+ � I!+ � q!+ � �!+ � �!+ � �!+ � "+ � ?"+ � g"+ � �"+ � �"+ � �"+ � #+ � 5#+ � ]#+ � �#+
�#+
�#+
$+
+$+
S$+ (
}$+ 0
�$+ 8
�$+ @
�$+ H
�$+ P
�$+ X
%+ `
%+ h
"%+ p
1%+ x
@%+ �
T%+ �
k%+ �
|%+ �
�%+ �
�%+ �
�%+ �
�%+ �
�%+ �
&+ �
8&+ �
b&+ �
�&+ �
�&+ �
�&+ �
�&+ �
'+ 8'+ X'+ }'+ �'+ �'+ ( �'+ 0 (+ 8 ?(+ @ g(+ H �(+ P �(+ X �(+ ` )+ h ))+ p Q)+ x w)+ � �)+ � �)+ � �)+ � *+ � ;*+ � a*+ � �*+ � �*+ � �*+ � ++ � )++ � P++ � y++ � �++ � �++ � �++ ,+ @,+ i,+ �,+ �,+ ( �,+ 0 -+ 8 0-+ @ Y-+ H �-+ P �-+ X �-+ ` �-+ h .+ p I.+ x p.+ � �.+ � �.+ � �.+ � /+ � 9/+ � `/+ � �/+ � �/+ � �/+ � 0+ � )0+ � P0+ � y0+ � �0+ � �0+ � �0+
1+
@1+
i1+
�1+
�1+ (
�1+ 0
2+ 8
+2+ @
U2+ H
w2+ P
�2+ X
�2+ `
�2+ h
3+ p
23+ x
R3+ �
w3+ �
�3+ �
�3+ �
�3+ �
4+ �
04+ �
X4+ �
~4+ �
�4+ �
�4+ �
�4+ �
5+ �
B5+ �
h5+ �
�5+ �
�5+ �5+ 6+ ,6+ R6+ z6+ ( �6+ 0 �6+ 8 �6+ @ 7+ H ?7+ P h7+ X �7+ ` �7+ h �7+ p 8+ x /8+ � X8+ � 8+ � �8+ � �8+ � �8+ � 9+ � H9+ � o9+ � �9+ � �9+ � �9+ � :+ � 8:+ � _:+ � �:+ � �:+ �:+ �:+ (;+ O;+ x;+ ( �;+ 0 �;+ 8 �;+ @ <+ H ?<+ P h<+ X �<+ ` �<+ h �<+ p =+ x /=+ � X=+ � =+ � �=+ � �=+ � �=+ � >+ � H>+ � d>+ � |>+ � �>+ � �>+ � �>+ � �>+ � �>+ � �>+ � �>+ ?+ ?+ ?+ *?+ 8?+ ( G?+ 0 V?+ 8 e?+ @ �?+ H �?+ P �?+ X �?+ ` @+ h =@+ p d@+ x �@+ � �@+ � �@+ � �@+ � A+ � 5A+ � YA+ � |A+ � �A+ � �A+ � �A+ � B+ � +B+ � OB+ � uB+ � �B+ � �B+ �B+
C+ -C+ UC+ uC+ ( �C+ 0 �C+ 8 �C+ @ D+ H 3D+ P ZD+ X xD+ ` �D+ h �D+ p �D+ x E+ � $E+ � BE+ � fE+ � �E+ � �E+ � �E+ � �E+ � F+ � BF+ � iF+ � �F+ � �F+ � �F+ � �F+ � �F+ � G+ G+ /G+ IG+ YG+ oG+ ( �G+ 0 �G+ 8 �G+ @ �G+ H �G+ P �G+ X �G+ ` H+ h )H+ p 9�* x -�* � 5�* � �* � �H* � �* � ��* � �* � O�* � q�* � ��* � 6H+ � @H+ � TH+ � uH+ � �H+ � Y�* � e�* �H+ ��* �H+ �H+ �H+ ( �H+ 0 }�+ 8 ��+ @ ��+ H ��+ P ��+ X ��+ ` �+ h �+ p %�+ x 5�+ � E�+ � U�+ � d�+ � s�+ � ��+ � ��+ � ��+ � ��+ � ��+ � ��+ � ��+ � ��+ � �+ � (�+ � >�+ � U�+ j�+ ��+ ��+ ��+ ��+ ( =, 0 2=, 8 D=, @ V=, H d=, P u=, X �=, ` �=, h �=, p �=, x �=, � �=, � �=, � �=, � >, � '>, � 6>, � K>, � Z>, � o>, � |>, � �>, � �>, � �>, � �>, � �>, � �>, �>, �>, ?, ?, +?, ( :?, 0 K?, 8 a?, @ x?, H �?, P �?, X �?, ` �?, h �?, p @, x "@, � <@, � Q@, � s@, � �@, � �@, � �@, � A, � 1A, � WA, � oA, � �A, � �A, � �A, � B, � 'B, � PB, yB, �B, �B, �B, C, ( =C, 0 UC, 8 pC, @ �C, H �C, P �C, X �C, ` �C, h �C, p D, x D, � 3D, � ��, � ��, � ��, � ©, � �, � ة, � �, � �, � �, � -�, � ?�, � Q�, � c�, � u�, � ��, ��, ��, ��, Ϫ, �, ( �, 0 �, 8 �, @ �, H <�, P Y�, X k�, ` �, h ��, p ��, x ǫ, � ߫, � �, � '�, � H�, � i�, � |�, � ��, � ��, � ��, � Ь, � �, � �, � &�, � C�, � a�, � |�, ��, ��, ҭ, �,
�, ( (�, 0 E�, 8 c�, @ ~�, H ��, P ��, X Ԯ, ` �, h �, p *�, x G�, � b�, � �, � ��, � ��, � կ, � �, � �, � +�, � I�, � d�, � ��, � ��, � ��, � װ, � ��, � �, -�, ;�, W�, t�, ��, ( ��, 0 ��, 8 ȱ, @ �, H ��, P �, X F�, ` k�, h ��, p ��, x , � �, � &�, � G�, � h�, � {�, � ��, � ��, � ��, � ϳ, � �, �
�, � %�, � B�, � `�, � {�, � ��, ��, Ѵ, �, �, '�, ( D�, 0 b�, 8 }�, @ ��, H ��, P ӵ, X �, ` �, h )�, p F�, x a�, � ~�, � ��, � ��, � Զ, � �, �
�, � *�, � H�, � c�, � ��, � ��, � ��, � ַ, � �, � �, � ,�, =�, N�, _�, p�, z�, ( ��, 0 ��, 8 ��, @ θ, H �, P �, X �, ` 0�, h G�, p `�, x z�, � ��, � ��, � Ĺ, � ۹, � �, � �, � %�, � >�, � X�, � o�, � ��, � ��, � ��, � Һ, � �, � �,
�, *�, ;�, M�, G�, ( a�, 0 ~�, 8 ��, @ ��, H һ, P
�, � , �+* B �+* B �+* B @ �+* B ` ,�* B � >�* B � N�* B � `�* B � �'* B �'* B p�* B @ ��* B ` ��* B � �'* B � ��* B � ��* B � �* B �* B �* B @ ��* B ` q+* B � �* B � �* B � 4�* B � C�* B R�* B c�* B @ t�* B ` ��* B � ��* B � ��* B � �* B � �* B
�* B �-* B @ *�* B ` >�* B � �-* B � V�* B � j�* B � ^2* B ��* B ��* B @ ��* B ` ��* B � ��* B � �* B � �* B � �,* B �,* B �* B @ �* B ` -* B � -* B � �* B � �* B � �-* B t-* B %�* B @ 9�* B ` L�* B � ^�* B � o�* B � ��* B � ��* B ��* B �* B @ �* B ` �* B � + B � + B � ) + B � < + B O + B b + B @ u + B ` � + B � � + B � � + B � � + B � � + B
� + B
� + B @
� + B `
+ B �
+ B �
#+ B �
/+ B �
;+ B G+ B T+ B @ `+ B ` l+ B � x+ B � �+ B � �+ B � �+ B �+ B �+ B @ �+ B `
+ B � 2+ B � R+ B � z+ B � �+ B
�+ B
�+ B @
+ B `
7+ B �
U+ B �
y+ B �
�+ B �
�+ B �+ B + B @ + B ` C+ B � f+ B � �+ B � �+ B � �+ B �+ B + B @ F+ B ` k+ B � �+ B � �+ B � �+ B � �+ B "+ B B+ B @ j+ B ` �+ B � �+ B � �+ B � �+ B � !+ B D+ B b+ B @ �+ B ` �+ B � �+ B � �+ B � + B � 2+ B X+ B |+ B @ �+ B ` �+ B � �+ B � + B � : + B � K + B e + B y + B @ � + B ` � + B � � + B �
+ B � 8
+ B � c
+ B �
+ B �
+ B @ �
+ B ` + B � ) + B � O + B � p + B � � + B � + B � + B @ + B ` + + B � R + B � { + B � � + B � � + B � + B
+ B @ B
+ B ` k
+ B � �
+ B � �
+ B � �
+ B � + B 2+ B [+ B @ �+ B ` �+ B � �+ B � �+ B � "+ B � K+ B s+ B �+ B @ �+ B ` �+ B � + B � A+ B � i+ B � �+ B �+ B �+ B @
+ B ` 7+ B � _+ B � �+ B � �+ B � �+ B + B -+ B @ U+ B ` + B � �+ B � �+ B � �+ B � #+ B K+ B u+ B @ �+ B ` �+ B � �+ B � + B � A+ B � k+ B �+ B �+ B @ �+ B ` + B � 7+ B � a+ B � �+ B � �+ B �+ B + B @ -+ B ` W+ B � + B � �+ B � �+ B � �+ B + B I+ B @ l+ B ` �+ B � �+ B � �+ B � + B � 9+ B c+ B �+ B @ �+ B ` �+ B � �+ B � + B � ?+ B � `+ B �+ B �+ B @ �+ B ` �+ B � $+ B � M+ B � t+ B � �+ B ! �+ B ! �+ B @! + B `! =+ B �! d+ B �! �+ B �! �+ B �! �+ B " + B " - + B @" T + B `" } + B �" � + B �" � + B �" � + B �" + B # G + B # q + B @# � + B `# � + B �# � + B �# + B �# = + B �# g + B $ � + B $ � + B @$ � + B `$ + B �$ 3 + B �$ ] + B �$ � + B �$ � + B % � + B % + B @% ) + B `% S + B �% { + B �% � + B �% � + B �% � + B & !+ B & I!+ B @& q!+ B `& �!+ B �& �!+ B �& �!+ B �& "+ B �& ?"+ B ' g"+ B ' �"+ B @' �"+ B `' �"+ B �' #+ B �' 5#+ B �' ]#+ B �' �#+ B ( �#+ B ( �#+ B @( $+ B `( +$+ B �( S$+ B �( }$+ B �( �$+ B �( �$+ B ) �$+ B ) �$+ B @) �$+ B `) %+ B �) %+ B �) "%+ B �) 1%+ B �) @%+ B * T%+ B * k%+ B @* |%+ B `* �%+ B �* �%+ B �* �%+ B �* �%+ B �* �%+ B + &+ B + 8&+ B @+ b&+ B `+ �&+ B �+ �&+ B �+ �&+ B �+ �&+ B �+ '+ B , 8'+ B , X'+ B @, }'+ B `, �'+ B �, �'+ B �, �'+ B �, (+ B �, ?(+ B - g(+ B - �(+ B @- �(+ B `- �(+ B �- )+ B �- ))+ B �- Q)+ B �- w)+ B . �)+ B . �)+ B @. �)+ B `. *+ B �. ;*+ B �. a*+ B �. �*+ B �. �*+ B / �*+ B / ++ B @/ )++ B `/ P++ B �/ y++ B �/ �++ B �/ �++ B �/ �++ B 0 ,+ B 0 @,+ B @0 i,+ B `0 �,+ B �0 �,+ B �0 �,+ B �0 -+ B �0 0-+ B 1 Y-+ B 1 �-+ B @1 �-+ B `1 �-+ B �1 �-+ B �1 .+ B �1 I.+ B �1 p.+ B 2 �.+ B 2 �.+ B @2 �.+ B `2 /+ B �2 9/+ B �2 `/+ B �2 �/+ B �2 �/+ B 3 �/+ B 3 0+ B @3 )0+ B `3 P0+ B �3 y0+ B �3 �0+ B �3 �0+ B �3 �0+ B 4 1+ B 4 @1+ B @4 i1+ B `4 �1+ B �4 �1+ B �4 �1+ B �4 2+ B �4 +2+ B 5 U2+ B 5 w2+ B @5 �2+ B `5 �2+ B �5 �2+ B �5
3+ B �5 23+ B �5 R3+ B 6 w3+ B 6 �3+ B @6 �3+ B `6 �3+ B �6
4+ B �6 04+ B �6 X4+ B �6 ~4+ B 7 �4+ B 7 �4+ B @7 �4+ B `7 5+ B �7 B5+ B �7 h5+ B �7 �5+ B �7 �5+ B 8 �5+ B 8 6+ B @8 ,6+ B `8 R6+ B �8 z6+ B �8 �6+ B �8 �6+ B �8 �6+ B 9 7+ B 9 ?7+ B @9 h7+ B `9 �7+ B �9 �7+ B �9 �7+ B �9 8+ B �9 /8+ B : X8+ B : 8+ B @: �8+ B `: �8+ B �: �8+ B �: 9+ B �: H9+ B �: o9+ B ; �9+ B ; �9+ B @; �9+ B `; :+ B �; 8:+ B �; _:+ B �; �:+ B �; �:+ B < �:+ B < �:+ B @< (;+ B `< O;+ B �< x;+ B �< �;+ B �< �;+ B �< �;+ B = <+ B = ?<+ B @= h<+ B `= �<+ B �= �<+ B �= �<+ B �= =+ B �= /=+ B > X=+ B > =+ B @> �=+ B `> �=+ B �> �=+ B �> >+ B �> H>+ B �> d>+ B ? |>+ B ? �>+ B @? �>+ B `? �>+ B �? �>+ B �? �>+ B �? �>+ B �? �>+ B @ ?+ B @ ?+ B @@ ?+ B `@ *?+ B �@ 8?+ B �@ G?+ B �@ V?+ B �@ e?+ B A �?+ B A �?+ B @A �?+ B `A �?+ B �A @+ B �A =@+ B �A d@+ B �A �@+ B B �@+ B B �@+ B @B �@+ B `B A+ B �B 5A+ B �B YA+ B �B |A+ B �B �A+ B C �A+ B C �A+ B @C B+ B `C +B+ B �C OB+ B �C uB+ B �C �B+ B �C �B+ B D �B+ B D
C+ B @D -C+ B `D UC+ B �D uC+ B �D �C+ B �D �C+ B �D �C+ B E D+ B E 3D+ B @E ZD+ B `E xD+ B �E �D+ B �E �D+ B �E �D+ B �E E+ B F $E+ B F BE+ B @F fE+ B `F �E+ B �F �E+ B �F �E+ B �F �E+ B �F F+ B G BF+ B G iF+ B @G �F+ B `G �F+ B �G �F+ B �G �F+ B �G �F+ B �G G+ B H G+ B H /G+ B @H IG+ B `H YG+ B �H oG+ B �H �G+ B �H �G+ B �H �G+ B I �G+ B I �G+ B @I �G+ B `I �G+ B �I H+ B �I )H+ B �I 9�* B �I -�* B J 5�* B J �* B @J �H* B `J �* B �J ��* B �J �* B �J O�* B �J q�* B K ��* B K 6H+ B @K @H+ B `K TH+ B �K uH+ B �K �H+ B �K Y�* B �K e�* B L �H+ B L ��* B @L �H+ B `L �H+ B �L �H+ B �L �H+ B �L }�+ B �L ��+ B M ��+ B M ��+ B @M ��+ B `M ��+ B �M �+ B �M �+ B �M %�+ B �M 5�+ B N E�+ B N U�+ B @N d�+ B `N s�+ B �N ��+ B �N ��+ B �N ��+ B �N ��+ B O ��+ B O ��+ B @O ��+ B `O ��+ B �O �+ B �O (�+ B �O >�+ B �O U�+ B P j�+ B P ��+ B @P ��+ B `P ��+ B �P ��+ B �P =, B �P 2=, B �P D=, B Q V=, B Q d=, B @Q u=, B `Q �=, B �Q �=, B �Q �=, B �Q �=, B �Q �=, B R �=, B R �=, B @R �=, B `R >, B �R '>, B �R 6>, B �R K>, B �R Z>, B S o>, B S |>, B @S �>, B `S �>, B �S �>, B �S �>, B �S �>, B �S �>, B T �>, B T �>, B @T ?, B `T ?, B �T +?, B �T :?, B �T K?, B �T a?, B U x?, B U �?, B @U �?, B `U �?, B �U �?, B �U �?, B �U @, B �U "@, B V <@, B V Q@, B @V s@, B `V �@, B �V �@, B �V �@, B �V A, B �V 1A, B W WA, B W oA, B @W �A, B `W �A, B �W �A, B �W B, B �W 'B, B �W PB, B X yB, B X �B, B @X �B, B `X �B, B �X C, B �X =C, B �X UC, B �X pC, B Y �C, B Y �C, B @Y �C, B `Y �C, B �Y �C, B �Y �C, B �Y D, B �Y D, B Z 3D, B Z ��, B @Z ��, B `Z ��, B �Z ©, B �Z �, B �Z ة, B �Z �, B [ �, B [ �, B @[ -�, B `[ ?�, B �[ Q�, B �[ c�, B �[ u�, B �[ ��, B \ ��, B \ ��, B @\ ��, B `\ Ϫ, B �\ �, B �\ �, B �\ �, B �\ �, B ] �, B ] <�, B @] Y�, B `] k�, B �] �, B �] ��, B �] ��, B �] ǫ, B ^ ߫, B ^ �, B @^ '�, B `^ H�, B �^ i�, B �^ |�, B �^ ��, B �^ ��, B _ ��, B _ Ь, B @_ �, B `_ �, B �_ &�, B �_ C�, B �_ a�, B �_ |�, B ` ��, B ` ��, B @` ҭ, B `` �, B �`
�, B �` (�, B �` E�, B �` c�, B a ~�, B a ��, B @a ��, B `a Ԯ, B �a �, B �a �, B �a *�, B �a G�, B b b�, B b �, B @b ��, B `b ��, B �b կ, B �b �, B �b �, B �b +�, B c I�, B c d�, B @c ��, B `c ��, B �c ��, B �c װ, B �c ��, B �c �, B d -�, B d ;�, B @d W�, B `d t�, B �d ��, B �d ��, B �d ��, B �d ȱ, B e �, B e ��, B @e �, B `e F�, B �e k�, B �e ��, B �e ��, B �e , B f �, B f &�, B @f G�, B `f h�, B �f {�, B �f ��, B �f ��, B �f ��, B g ϳ, B g �, B @g
�, B `g %�, B �g B�, B �g `�, B �g {�, B �g ��, B h ��, B h Ѵ, B @h �, B `h �, B �h '�, B �h D�, B �h b�, B �h }�, B i ��, B i ��, B @i ӵ, B `i �, B �i �, B �i )�, B �i F�, B �i a�, B j ~�, B j ��, B @j ��, B `j Զ, B �j �, B �j
�, B �j *�, B �j H�, B k c�, B k ��, B @k ��, B `k ��, B �k ַ, B �k �, B �k �, B �k ,�, B l =�, B l N�, B @l _�, B `l p�, B �l z�, B �l ��, B �l ��, B �l ��, B m θ, B m �, B @m �, B `m �, B �m 0�, B �m G�, B �m `�, B �m z�, B n ��, B n ��, B @n Ĺ, B `n ۹, B �n �, B �n �, B �n %�, B �n >�, B o X�, B o o�, B @o ��, B `o ��, B �o ��, B �o Һ, B �o �, B �o �, B p
�, B p *�, B @p ;�, B `p M�, B �p G�, B �p a�, B �p ~�, B �p ��, B q ��, B q һ, B @q
��, H1 $ � ^+ � ^+ � ^+ �"' � @ �"' � � �"' � � �"' �
�4* @
�4* `
�4* �
'^+ 8 �
� ) F� �
>^+ �� �1
�, "�, 6�, J�, ^�, r�, n �
� � d ��, ��, ��, ռ, �,
�, 2�, Z�, y�, ��, ��, ڽ, ��, �, 2�, R�, s�, ��, ��, ��, Ǿ, پ, ��, �, �, �, �, 3�, F�, [�, -
D� ��, ��, �, �, �, *�, E�, `�, r�, ��, ��, ��, ��, ��, ��, �, <�, _�, ��, ��, / �, *�, =�, O�, f�, }�,
��, ��, ��, ��, ��, ��, ( �, 0 +�, 8 <�, @ U�, H o�,
( ��, B ��, B ��, B @ ��, B ` ��, B � ��, B � �, B � +�, B � <�, B U�, B ~�, l ?�) 5 �W 6 ` ��, B � ��, B � ��, B � ��, B ��, B ��, B @ ��, B ` ��, B � �, B � "�, B � 4�, B � F�, B X�, B e�, B @
7 p�, ��, ��, ��, ��, B ��, B ��, ?�) 9 �W : ��, B ` ��, B �
; 8 < 7 4 ��,
�, %�, =�,
� a�, m�, x�, ��, ��, ��, ��, ��, B D ,�, ��, ��, ��, ��, ��, ��, ( �, 0 +�, 8 <�, @ U�, H A�, P �� X Y�, 0 ��, B ��, B ��, B @ ��, B ` ��, B � ��, B � �, B � +�, B � <�, B U�, B A�, B @ �� B ` m�, � ?�) G �W H ` ��, B � ��, B ��, B ��, B @ ��, B ` ��, B � ��, B � ��, B � �, B � "�, B 4�, B F�, B @ X�, B ` e�, B � ��, B � ��, B � ��, B � ��, B ��, B ��, B @
I J I ��, �, �, %�, � 6�, ��, �, �, �, *�, E�, R�, o�, �( ��, ��, ��, �, +�, @�, U�, ��, �y' z' @ �! z � �� { � �! �
Q R t�, P $ � �
� ��+
��+
@ T 0( ��, �, &�, >�, U�, m�, ��, ��, ��, ��,
�, "�, |�, 8 �.( B ��* B ��* B @ /( B ` ,/( B � i�* B � ��* B � K/( B � q/( B ͘* B ��* B @ 9�* B ` _�* B � �3" 8 � �� 8 � � � '�& 8 � Y
� [
k�, }�, � ��, � ��, � ��, � ��, �, � �1 8 L�& P�& T�& X�& qk � (
` a 7�, J�, k�, ��, ��, ��, ��
g� e 5�, K�, f�, ��, ��, ��, ��, #�, H�, m�, ��, ��, ��, ��, �, _�, m�, ��, ��, ��, ��, ��, ��, ��, �, ,�, E�, U�, f�, w�, ��, ��, ��, ��, � w�, ��, ��, ��, ��, `�, }�, ��, ��,
C H�, h $ .� � � � �, � � F�, � q � B " ��, ��, ��, ��, �, 3�, Q�, m�, ,� -
w ,� 6
y ,� ?
{ ,� H
} ,� Q
,� Z
� ,� l
� ��, ��, ��, '�, b�,
� m�, � y�, 8 ��, ��, ��, ��, ��, ��, �, (�, _�, ��, ��, ��, ��, �, .�, T�, |�, ��, ��, ��, �, C�, e�, ��, ��, ��, ��, ��, ��, ��, ��, ��, �, �, !�, 2�, E�, Z�, m�, ��, ��, ��, ��, ��, ��, �,
-�, E�, a�, ~�, ��, ��, ��, ��, �, 6�, T�,
r�, ��, ��, ��, ��, ��, ��, ��,
�, �, �, "�, -�, 7�, B�, M�, W�, b�, q�,
z�, ��, ��, ��, ��, ��, ��, ��, ��, �, �, *�, $ ;�, I�, W�, e�, s�, ��, ��, ��, ��, ��, ��,
��, ��, ��,
��, �, �, +�, ;�, K�, [�, j�, y�, ��, ��, ��, ��, ��, ��, ��, ��,
�, �, *�, ! 8�, " G�, # W�,
u�, ��, ��, ��, �, -�, \�, ��, ��, ��, �, %�, ?�, X�, v�, ��, v�, ��, ��, ��, ��, ��, �, 0�, B�, O�, b�, |�, ��, ��, ��, �, �, ;�, W�, d�, x�, ��, ��, ��, ��, ��,
�, )�, I�, e�, ��, ��, ��, ��, �, �, 0�, F�, Y�( � q�( � ��( � @ ��( � ` ��( � � ��( � � (�( � � Y�, � �R! � �R! � @ *S! � � ے' � � �' � �' � @ S! � � �R! � � S! � 5S! � @ S! � � �S! � � �S! � �S! � @ T! � � h�' � � ��' � _S! � @ oS! � � `�' � � s�' � >W! � @ ��' � � ��' � � s�, � ��( � @ ��, � �
� @ ��, � n�( � ��( � @ ��( � ` ��( � � ��( � � �( � � 5�( � L�( � @ g�( � � ��( � � /�' - h �( � �( � @ ��, � � ɧ' � � ��, � �( � @ Ք' � � �' � � ��, � �, � @ B�, � � �' � � �T! � 6�' � @ �T! � � [�' � � i�, � ��, � @ ��, � � ��, � � 2�, � f�, � @ ��, � � ��, � � �V! � V! � OV! � @ �V! � ` s� � � �W! � � �U! � � �U! � � ( � ��' � *( � @ �U! � � ��' � � ѓ' � �U! � @ K�' � � H( � � W( � � g( � � y( � ��, � @
� f�' > �, � y�' � W�' � @ '�, � ` {�' � � ��' � � ��' � � ×' � � �' � ��' � ��' � @ ��' � H ږ' � ` ��' � � X�' � � p�' � � ��' � � �' � ��' � �' � @ 2�' � ` H�' � � Ι' � � r�' � � ~�' � � ��' � ��' � ؛' � @ �' � ` �' � � +�' � � :�' � _�' � @ m�' � ` e�' � � ��' � � ��' � � Ė' � � S�, � � �' � x�' � @ ��' � ` ̝' � � �' � � �' � � ��' � � ��' � ��' � М' � @ H�' � ` �' � � ��' � � ��' � � I�' � � ��' � � 4�' � M�' � @ f�' � � �' � � ܚ' � �' � ��' � @ :�' - � Ƶ' � ͵' � @ յ' � � �' � � �' � ��' � ��' � @ �' � ` *�' � � ?�' � � S�' � � h�' � � |�' � ��' � ��' � @ ��' � ` ��' � � ö' � � Ӷ' � � �' � � �' � �' � ��' � @ �' � ` �' � � �' � � +�' � � 9�' � � G�' � g�' � @ n�' � � {�' � � ��' � � ��' � ��' � ��' � @ ��' � ` ��' � � ʷ' � � ٷ' � � �' � � ��' � �' � �' � @ -�' � ` ��' X ��' � ��' � @ δ' � � �' � � ��' � �' � @ :�' � � O�' � � m�' � ��' � @ ��' � � ��' X B�' � P�' � @ ]�' � � n�' � � ��' � ��' � @ ��' � � ��' � � ø' � ٸ' � @ �' � � h�, * � ��' � ��' � ��' � ��' � @ O�' � ` ��' � ` y�, � � ��, � � '�' � �' � �' � *�' � ʷ' � �' � ٷ' � ��' � ��' �
��' � `
E�' � �
g�' � � �' � � n�' � � ��) � � {�' � � �) � � ��' � � g�' � � ��' � � ��' � � ��' � � ��' � �' � ( � Ӷ' � ��' � ��' � ��, � ��, � @ ��, � @! �( � @"
�) � @# ��' � @$ � � � � � � � � ��, H �' � �' � ��' � f�' � ��' � ��' � t�' � ��' � ��' � ��' � @ ��' � @ ��' � @
��' � @ �( � @ ( � @ � � ��, p �' � d�' � ��, � �, � 9�' � ( � յ' � �' � ��' � !$" �
��' � @
��' � �
�, o�' � ��' � !�, � �( �
( � Z�' � @ ��' � @ ��' � @ ��' � @ ?�' � @
��' � @ !�' � @
1�' � @ /�, � @ �) � � � � � � >�, � (�' � ��' � S�, � @ ��' � @ ��' � @ )�' � @ �' � @ ��' � @ ��' � @ ��' � @ ��' � @
n�, p �' � �' � d�' � �' � @ ��, � @
� � ��, x ��, � ��, � ��, � @ �R! � @ S! � � 5S! � �
� � ��, � ٧( � j:! � @ ��& � �7 ܙ � C # � �S ��, �_ ��, �_ I� � ` ��, � �c
� �, � �( � �( � 2( � ��' � �, � ��' � D�, 8 @ %( � H )( � P I( � X d( � ` \�, � h ��, � p ��, � � �' � � f�' � � ~�' � � ��, � � ��, � �
� � � � � 6�, K � >�' � 4�' � O�, � �( � @ l( � ` �' � � ��' � � ��' � � �( � � i�' � � t�' � � ��' � � ��' � � ��' � � ��' � � �' � � �' � � :�' � � ��' � � ��' � � y�' � � �' � �' � =�' � K�' � O�' � f�' � ( ��' � 0 ��' � 8 �' � @ ( � H G�' � P �( � X a�, � ` ��, � h ��' � p � ( � x � ( � � ��' � � �' � � �( � � ^�' � � ��' � � � ( � � ��' � � ��' � � E�' � @ M
( � @ j( � @ |( � � j
( � � �' � � j�' � � +�' � � U�' � � l�' � � ��' � � J�' � 6�' � s�' � ��' � �
�' � �' � ` �' � ` d�' � ` ��, � � �' � � Z�' � ��' �
��' � ��' � �' � r�' � ��' � ��' � � � � � � � � ��, � �, � � �J � � \! � � � @ ��
� ��, � @ }� � � ��, � ( ��, � @� E�' � �� ��' � � �' � � ��' � �� ��) � �� ��' � �� ��' � �� ��' � � ��' � @� A�' � �� �� � �� ��' � @� ��, � `� �' � �� ��' � �� ��, � � U�' � @� I�' � @� X�' � @� �' � @� -�' � @� $�' � @� �, � `� K�' � �� ��' � �� ��' � � w�' � @� ��' � @� K�' � @� a�' � @� ��' � @� ��' � @� �' � @� .�' � @� �( � @� �' � @� �' � @� �( � @� �( � `� ( � �� E( � �� �( � �� ��' � �� ��' � �� D�' � � O�' � � �' � � �' � � ��' � � �' � � �( � � ��' � � �' � � �' � � +�' � � :�' � � I�' � � S�' � � ]�' � � f�' � � P�' � � h�' � � ��' � � ��' � � ��' � � �' � � %�' � �� @�' � � a�' � @� o�' � �� ��' � �� ��' � �� ��' � �� ��' � �� +�' � �� 9�' � �� ��' � �� ��' � � ^�' � � r�' � � ��' � � ��' � � ��' � � ��' � � ��' � � ��' � �
/�' � � ;�' � �
��' � � ��' � � ��' � � ��' � � ��' � � ( � � Z�' � � $�' � � ��' � � u�' � � ��' � � ;�' � � ��' � � �' � �$ �' � �& 2�' � �* K�' � �, c�' � �0 ��' � �2 ��' � 3 P�' � @3 ��' � �3 �' � �3 '�' � 4 9�' � 6 ��' � 7 ��' � 8 �' � 9 ��' � @9 ��' � @; �' � @= Z�' � @? z�' � @A ��' � @C ��' � @E ��' � @G (�' � @I ��' � @K ��' � @M ��' � @O #�, � �O ��' � @P ��' � @T 8�, � @X H�, � @Y �( � @Z ��' � @[ ��' � @] ~�' � @^ Y�, � �^ 2�' � _ ��' � �_ �( � �a �' � �a 4�' � b �( � @b � ( � �b � ( � �b 4�' � c ��' � d ( � @d ��' � �d M
( � �d � � � m�, � � B�' � }�, � @ *�' � � 8�' � � F�' � � S�' � � =�' � � N�' � � +�' � � 9�' � � _�' � �
?�' � � k�' � � *�' � �
�( � � �( � � ��' � � ��' � � ��' � � ��' � � ��' � � �' � � !�' � � b�) � � K�' � � t�' � � ��' � � ��' � �" ��' � �# S�' � �$ |�' � �% ?�' � �& h�' � �' ��' � �( ��' � �) ��' � �* ��' � �+ ��, � �, ��' � �- ��' � �/ ��' � �1 (�' � �3 ��' � �5 ��' � �7 ��' � �9 U�' � �; $�' � �=
( � �> ��' � �? s�' � �@ ��' � �A u�' � �B ��' � �C ��' � �D ��' � �E /
( � �F ��' � �G ��' � �H ��' � �I ��' � �J d�' � �K Z�' � �L 0�' � �M <�' � �O )( � �Q f( � �S >( � �U ~( � �W Q( � �Y �( � �[ ��' � �] ��' � �^ ��' � �_ ��' � �` ��' � �a ��' � �b ��' � �c �' � �d ��' � �e ��' � �g ��' � �i +�' � �k F�' � �l d�' � �m �' � �n �( � �o ؞' � �o �' � �o l( � �o �' � p �' � @p ��' � �p �' � �p ��' � q �' � @q }�' � �q ��' � �q ��' � �s �' � �u 1�' � v ��, � @v ��, � �v �, � �v ?�, � w �' � @w %�' � �w :�' � �w $�' � x \�' � x ��, � y ��, � @y 4�' � �y ��' � �z ��' � �z �' � �z ��, � { ͵' � @{ Ƶ' � �{ ӿ' � �} A�' � �} ��, � ~ ��, � @~ b�' � @� ��' � @� ��' � �� ��' � �� ��' � �� ��' � �� ( � �� >�' � �� W�' � �� , ( � �� ��' � �� ��' � �� Q( � � �( � @� o( � �� �( � �� 4�' � � _�' � @� {�' � �� ��' � �� ��' � � �( � @� �( � @� �' � �� ��' � �� ��' � �� ��' � �� �' � �� ��' � �� ��' � �� 0�' � �� H�' � �� h�' � �� ��' � �� �' � �� ��' � �� ��' � �� >�' � �� i�' � �� ��' � �� ��' � �� �' � �� �' � �� 0�' � �� �' � �� I�' � �� �' � �� a�' � �� �' � �� x�' � �� #�' � �� !�' � �� =�' � �� [�' � �� z�' � �� ��' � �� ��' � �� �' � �� �' � �� ��' � �� �' � �� ]�' � �� w�' � �� "( � � 2( � @� M
( � @� ( � @� ��, � �� `�' � �� ��' � �� �' � �� �' � �� ��, � �� |( � �� j( � �� ��' � � 6 ( � @� _ ( � @� ��' � @� U�' � @� I�' � @� X�' � @� �' � @� -�' � @� �, ( �W! � �, � @
� � �, 6 h
�) � ��' � @ ~�' � � ��' � � f�' � � B�) � ��' � @ ��' � � ��' � � &�' � � ½' � ��' � i�' � @ ��' � ` ��' � � ��' � � "�' � � ��' � � �' � =�' � ��' � ( G�' � 0 �' � @ ^�) � � d�' � � ��' � �' � @ ��' � � !$" � � ��) � E�' � @ ;�' � � ��' � � 2�' � N�' � @ ��' � � ��' � � Z�' � +�' � @ :�' � � �' � � �' � +�' � @ 9�' � � �' � � յ' � ��' � @ �' � � �' � � ��' �
��' � @
��' � �
��' � �
�' � � � � � � � 5�, 9 � d( �
�) � @ 4�' � � "�' � � ��' � � ��' � V�' � ��' � @ ��' � � f�' � � ~�' � � ��' � Z�' � @ u�' � � ��' � � ٻ' � ��' � � ��' � �' � @ I�' � � X�' � � �' � -�' � @ g�' � � _�' � � ?�' � E�' � @ �' � � {�' � � ��' � g�' � @ n�' � � �' � � d�' �
��' � @
յ' � �
��' � �
�' � =�' � @ N�' � � ��' � � �' � ��' � @ (�' � � ��' � � ��' �
�' � @
�( � �
l( � �
��' � �
��' � 6 ( � @ M
( � � j( � � ��, � |( � @ E�' � � � � � � s�, ? � "�' � һ' � @ �( � � ��' � � ��' � � ��' � �( � @
�) � � i�) � � _�' � ?�' � @ ��' � � ��' � � �' � � ��' � � O�' � ��' � @ y�, � � ��, � � ��' � � ( � @ ��' � � ��' � � ��) � ��' � @ }�) � � /
( � � ��' � ��' � @ s�' � � ��' � � ��' � ��' � @ u�' � � ��' � � d�' � Z�' � @ ��' � � ��' � � ��' � ��' � @ ��' � � �' � � +�' �
F�' � @
d�' � �
�' � �
��' � !�' � @ *�' � � 8�' � � F�' � S�' � @ 0�' � � <�' � � ��' �
��' � @
��' � �
�' � �
%�' � ( � @ "( � � 2( � � � � ��, = � ( �
�) � @ ( � � @�' � � ��' � � �' � � ��' � ��) � "�' � @ �( � ` ��) � � ��, � � ��' � � ��' � ��' � @ ��' � � ��' � � ��' � ��' � @ ��' � � �' � � �' � '�' � @ �' � � ʷ' � � ٷ' � �' � @ ��' � � f�' � � t�' � ��' � @ ��' � � �) � � 6�) � O�) � @ g�) � � �' � � ��' � �) � @ �) � � ��) � � ��) � �' � @ E�' � � �' � � �' �
��' � @
��' � �
��) � �
��) � �' � @ -�' � � U�' � � I�' � X�' � @ �( � � ؞' � � �' �
l( � @
��) � �
J�' � �
� � � � ��, ; � l( �
�) � @ �( � � �( � � �( � � ��' � � "�' � @�' � ��' � @ ��' � � ��' � � �' � $�' � ��' � @ ��' � � f�' � � ��' � O�' � @ ��' � � G�' � � !$" � 0�' � @ �' � � I�' � � +�' � =�' � @ _�' � � �' � � -�' � ��) � @ �) � � �( � � ( � �' � @ d�' � � յ' � � g�' � ��' � @ S�' � � ?�' � � |�' � h�' � @ ��' � � >�' � � ��' �
��' � @
��' � �
�( � �
�( � 0�' � @ <�' � � ��' � � ��' � Q( � @ �( � � �( � � o( �
4�' � @
��' � �
#�, : h \�, � ��' � @ һ' � � t�' � � T�) � }�' � @ ��' � � ��' � � ��' � x�) � @ ��' � ` ��' � � `�' � � ��' � � ��) � � ��' � ��' � �' � ��' � @ ��' � ` =�' � h ��' � �' � � B�' � � ��' � :�' � @ ��' � � ��' � � ��' � � ��' � *�' � @ F�' � ` !�' � � 8�' � � S�' � � ��' � ��' � �' � @ -�' � ` ��' � � ��' � � �' � ��' � @ ��' � � �' � � ��' � ��' � @ ��' � � �' � � }�' � ��' � @ ��' � � ��' � � ��' �
��' � @
��' � �
�' � �
�' � G�, : � :�' � 3�' � ۺ' � � $�' � � &�' � � g�, � N�' � @ �' � @ ��' � @ ��' � @ V�' � @ f�' � @ ��' � @ �' � |�, � " ��' � �$ һ' � �' ��' � . v�' � b ��' � b ʼ' � @b �' � `b E�' � hb ��' � pb �' � �b ��' � �b �' � �b ۾' � c ݽ' � c �' � @c 0�' � �c ��, � �c M�' � d ��, � @d A�' � `d X�' � �d s�' � �d ��' � �d ҽ' � �d ��' � e ��' � e ½' � @e ��' � `e `�' � he z�' � pe ��' � xe ��, � �e �' � �e v�' � f ��' � @f �' � �f ��' � �f ��, � �f v�' � �f �, � �f �, � �f ��( � �f .�, � �f � � � � � E�, ) �
��' � ۺ' � W�' � �' � @ �' � @ &�' � @ :�' � � r�' � ��' � @ ��' � @@ ��' � �@ ��' � �@ �' � �@ ��' � A }�' � A g�, � B i�, � @B ��, `B ��, � �B ��, � �B ��, � C ��, � C �, � @C ��' � �C V�' � �D f�' � �E ��, � �F �' � �F 5�, � �H R�, � I ��' � @I ٻ' � �I ��, � �L ��, � �L ��, � M ��, � @M �, � �M �, � �M �, � N |�, � @N һ' � Q � � ��, # � E�' � :�, � X�, � s�, � ��, � ��, � @ �' � � ��' � �
�' � � �' � �
��' � � ��' � � ��, � �, � @ �, � � ��' � � ��' � � ��' � � �, � '�, � @ ?�, � � _�, � � �, � ��, � @ ��, � ` �, � � �, � � ��, � � �, � � $�, � 3�, � B�, � @ P�, � ` ^�, � � m�, � � � @ |�, � c�' � ��' � ��, � ��, � �, � @ �, � @ �, � @ ��, � @ �, � @ /�, � @ K�, � @ r�, � @ ��, � @
�, � @ �, � @ �, � @
��) � @ =�, � � Q�, � $�' � +�' � 2�' � @ l�, � � }�, � � ��, � @ �, � @ �, � @ �, � @ $�, � @ 1�, � � ?�, � � a�, �
s�, � @
��, � �
��, � �
��, � � �, ) @ �, � �, � ��, � @ �, � � `�) � � #�, � 6�, � @ F�, � � N�, � � V�, � d�, � @ r�, � � ��, � � ��, � ��, � @ �, � � �, � � ��, � �, � @ �, � � "�, � � 4�, � <�, � @ D�, � � Q�, � � a�, � i�, � @ 3�) � � 9�) � � ?�) � q�, � @ ��, � � ��, � � ��, � ��, � @ ��, � � ��, � � �, � �, � @ �, � � ��, � � �, ) +�, � H�, � g i�, � �� ��, � @� �, � � �, � � ��, � � 6�, � � T�, � � l�, � " ��, � 0 ��, � �= �, � � ( � � � � �J � �
u# � � � � � ϱ � �_ x; � N
� �, ��)
-
@ - � � . -
� � � � � � � � �
� �
� � � � � � � � � � � � � � � � � � � 9- H- U- c-
�
�
�
� q- (
&
�- T z�' /
��' /
��' � ��' � ��' � @ dz' � ` ڳ' � � �- +
)
�- . � ' � �' � ��' � @ &�' � ` 8�' � � N�' � � a�' � � p�' � � ��' � ��' � ��' � @ ��' � ` Ӭ' � � �' � � �' � � *�' � � H�' � g�' � ��' � @ ��' � ` ��' � � ۭ' � � ��' � � �' � � (�' � C�' � ^�' � @ w�' � ` ��' � � ��' � � Ȯ' � � �' � � �' � !�' � "�' � @ =�' � ` V�' � � o�' � � }�' � � <�' � � ��' � R�' � h�' � @ �' � ` ��' � � ��' � � �- .
,
�- P ܰ' � �' � ��' � @ �' � ` �' � � 7�' � � Q�' � � n�' � � ��' � ��' � DZ' � @ �' � ` �' � � �' � � -�' � � B�' � � W�' � j�' � }�' � @ ��' � ` - 1
/
7- ] � �' � �' � @ �' � ` �' � � %�' � � ��' � � 5�' � � #
"
$
%
-
*
'
0
�- �- �- �- �- �- �- �- - )- @- W-
o- �- �- �- �- �- �- �- �- �- -
- - %-
7- J- ]- o- �- �- �- �- �- �- �- - - - $- -- G- O- X- c- m- z- �- �- �- �- �- �- �- - - A- g- �- �- �- - V- m- �- �- �- - - C- m- �- �- �- �- - # - > - Y - r - � - � - � - � - � -
- =
- T
- e
- u
- �
- �
- �
- �
- � V� @ \� � � - � + - � @ ; - � � ` - � � 8 �) 8 � - H
@ � - H
� W�( I
� � - p >�) :
� - G
@ � - G
=c' J
� V� \� @ �\( � �\( � H � - 8 � - L
@ � - L
@ )�( � 1�( � @ & � н& � @ .x 8 � - N
@ � - N
� - � � - � ��& <
� - 8 � - D
@ � - 8 ` ��& M
� - O
� - �) E
# - ��* Q
@ .x 8 : - @ J - � c - 8 � n - 8 � � - 8 � � - � �! ! @ �S' � *S' � �� ګ @ ! � � - � � ' ~�
@ .� � w R
� �" 8 � - S
@ B�' � - ( �� =
� - >
� - @ � - ?
`
- � u�' �
- 8 -
- 8 =
- X �� ;
Q
- @ ]
- � j
- � w
- н& @ & � �
- � �
- )�( � @ 1�( � � �
- �
- �
- X
@ V
�) 8 �
- @ �
- � H�' M� @ 0( � ��, 8 ��, � ��, � @ - 8 ` �) 8 o� 8 آ' 8 &- \
5S! � @ 8 <- @
X- B
j- @ - ` �- # � �- � ��' � �- A
I� ]
@ �- � �- �� ;
٧( K
@ �- P
�
- Y
� �� Z
@ - [
�P' 8 �
��* ^
�
_
�$ F
3�$ F
"- F
@ 5- a
�R' C
E- 8 Y- 8 ( g- @ �- 8 ` I� b
� �- � ��& T
ܙ U
@ # W
� ��* c
d
( �- \
�- \
�- 8 - 8 ( 3- 8 0 W- � @ S! � � �R! � � g- 8 �- 8 �- 8 �- 8 �- 8
@ I� f
�+ g
@ �- 8 ` - 8 h �' 8 p @- 8 x p- 8 � �- 8 � �- � �- 8 � �-
� ��' 8 ��' 8 - 8 ږ' - @ G- k
� Y- l
�d ҄ �� a� �� ��* h
��
i
_
d
l- ȡ' }- � - m
� - m
@ �- 8 � �- 8 � �- � �- p
�- r
@ - s
� �� � `
t� q
n
- .- B- V- h- {- �- �- �- �-
( V:( m:( �o( @ ��) ` �o( � �o( � �o( � �- 8 � �- �- �(
��) z
��) ,� - � {
) � *- x
` 2- ` &� 0 �8( E- Y- @ y- ` �- � �- � �- � �- � �- - 9( @ &- ` @- � �w' U- e�' @ ��' ` �' � ��' � ��' � y�' � W�' '�, ��' @ {�' ` ��' � _- � p- � �- � �- �( �- @ �- ` �- y
� �- �- �- - (- O- j- �- �- �- �- �- - :- Z- s- �- �- �- �- �-
- - 8- V- t- �- �- �- �- - 3-
R- r- �- �>! 8 �- 8 �- 8 �- 8 �- 8 �- 8 ( - 8 0 %- 8 8 E- 8 @ U- 8 H v- 8 P b�& �- {
�-
�- W �- @ �- 0
�- �
�r �
@ ��) ,� � - z
e ��* �
i �
- �- �
��$ �
@ � 8 � j
+-
>- T- o- �- �- �-
�- - $ -
B - m - � - � - b:( g�( �
� �1 8 �� _
@ �- t� � ��, �
� �� � - ( �- p
� - �
@ �- t� � � - @ � - �
` - � 2 - � ��, �
� F - �
�
T - _ - @ �o( � g�( �
.x 8 �� d
@ 0b' �� @ j - � � - �
� - �
@ 0b' �� � - � � - �
� U�) �
� - �� � - �� � e
� - @ � >�' 8 4�' 8 �' 8 ��' 8 ��' 8 i�' 8 ( t�' 8 0 ��' 8 8 ��' 8 @ ��' 8 H ��' 8 P �' 8 X �' 8 ` :�' 8 h ��' 8 p ��' 8 x y�' 8 � �' 8 � =�' 8 � K�' 8 � O�' 8 � f�' 8 � ��' 8 � ��' 8 � �' 8 � ( 8 � G�' 8 � �( 8 � ��' 8 � � ( 8 � � ( 8 � ��' 8 � �' 8 �( 8 ^�' 8 � - 8 - 8 ��' 8 ( � ( 8 0 ��' 8 8 6 - 8 @ j( �
` |( 8 ` �' 8 h j�' 8 p +�' 8 x U�' 8 � l�' 8 � J�' 8 � 6�' 8 � ��' � �
�' � �' �
@ �' ~ @ d�' � @ ��, � � �' ~ � Z�' �� � ��' �
� ��' �
� r�' ~ �
��' ~ � N - 8 � c - 8 � |
C
}
~
8 m:( �o( @ | - � �o( � V:( � - @ � - � | - �o( @ m:( � � - B � - B � - B @
� �? �
�� �
� � - �
� � - �
@ � - V:( @ - � - � �o( % - �
@ � �( �
g�( �
1 - 8 D - 8 1 - 8 ` N - � X - � @ l - � � � - � � � - � � - � @ � - � � � - � � � - � - � @ - � � * - � � H - [ - o - @ � - ` � - � � - � � - � � - ( � - !- ~ @ 9!- � E!- � @ R!- � � 0 � - �
g!- �
� 9!- � E!- � @ � - �
g!- �
� P �S! � r!- � @ �!- � � �!- � � �!- � �!- � @ �!- � � �!- � � "- � A"- � @ c"- � � �"- � �"- �
�"- �
� �"- �
� �"- �
� �"- �
�
#- �
� '#- �
� � 7#- �
I�' �
J#- �( 8 @ ؞' ` b#- �#- �#- @ �#- ` �#- � �#- � W�( � $- � @ $- � � 8 W�( � *$- � @ $- � � $- � � I$- �
P W�( � *$- � @ $- � � R$- �
� = U$- �� g$- � ��' �� @ �$- 8 @ �$- 8 H ��( ` ��' ~ � N�' ~ � �$- ~ � �$- ~ � �' � � ( � � �$- ~ �$- ~
�$- ~ Z�' ~ d�' ~
��' �� ��' �� >�' �� i�' �� �' �� �' �� ��' �� �' �� ��' �� ��' �� `�' ~ " ��' ~ # �' ~ $ �' ~ % �' �� & �' �� ( !�' �� * =�' �� , [�' �� . z�' �� 0 ��' �� 2 ��' �� 4 ��' �� 6 ��' �� 8 ��' �� : ��' �� < �' �� > ��' �� @ ��' �� B H�' �� D h�' �� F ��' �� H �' �� J %- � L ��' �� @L _ ( �� @N b�' �� @P 2( ~ @R "( � @S t�' �� �S 6 ( �� �U 4�' ~ �W *%- 8 �X >%- � �X � � �
�( �
`( �
�f' �
@
"� �
� S%- �
�( �
� �+ �
� F� �
# W%- �
| ��( � i%- �� � �%- 8 � �%- 8 (� �%- 8 0� �%- 8 8� �
�
�%-
�w ��$ i
� - �
�� �%- 8 �� &- 8 �� %&- 8 �� 6
) �� �� 4&- �
X� <&- �
`� G&- w
�� S&- �
� e&- �
� ��, �
� W�( �
� �
�
%� x&- �- �
��$ �
@ �&- �
� �
�&- P �- �
�&- �
@ �&- @. �&- �
�. '- �
�> o
�� @ $� �
) � '- �
�� *� @ -'- �
/ @'- �
�/ �
@: U'- ( �'-
�'- �
@ �'- �
� �'- � � �'- � �'- � � � �'- @ (-
�� � @ ��) �
� '(-
� :(-
M(- 5
@ c(- �
� n(- �
� � � y(- � �(- � �(- �
� '(- � :(- � @� n(- � �� c(- � `� � �(- �(- �
�'- � �
)- \ �a' (
��) +
� ��) .
` 6)-
� R)- h)- � � �)- �)- � � �)- �)- � � �)- *- � � &*- B*- � � d*- �\ '(- � :(- � @g n(- � �� c(- � `� W%- � @� y*-
�� W) � �� �*- �
�� y(- �
�� �*- �
�� �*- �
�� �*- �
�� �*- �
� +- 8 � /+- 8 � F+- �& � i+- �+- ; �+- �+- �+- �+- P �+- �
,- -,- �
�( � �J C,- �
x \,- P v,- �
�,- �
� �
�
$ �� (- � x; �
� �,- (� �| �B x; �
�,- �
� ��$ i
�2 �,- �
@ �,- �
�*- �
� �� �,- �
��" �
� � � �
�
u
�
� �
�
(
+
.
)
,
&
�� �
� �
�
y�
�
� �
�
�
�-- X �-- # .- A .- � 8.- �
�
P d.- o.- .- � �.- ~a' � @ �.- � �.- �
�.- �
� �.- �
�
�
�
�
�
�/- �/- �
�/- ��( � ��( � �( � @ �( � ` 9�( � � _�( � � �
�
T
�� �- �k �- {
�/- _ @ �/- R �� �/- c � 0- � ��
0- ,� N� - z
@�� 0- B @�� �-
�� � ��� x; & @�� w ( @�� (0- F 0 �, <0- y�' @ W�' ` '�, � {�' � ��' � ×' � �' X�' p�' @ ��' ` �' � 2�' � H�' � Ι' � r�' ~�' ��' @ ��' ` ؛' � �' � �' � +�' � :�' � @ _�' � m�' � e�' � ��' � ��' Ė' 8 S�, 8 ( �' � @ x�' � ��' � ̝' � �' � �' ��' ��' @ ��' ` М' 8 � H�' � �' � ��' � ��' I�' 8 ��' 8 ( 4�' � @ M�' � � f�' � � �' � ܚ' @ �' ` ��' � ��, � b0- 8 � _- � p- �( Z( @ w( ` r0- 8 � ��' � �' � ��' � �' ��' �0- @ �- ` �0- . � Ƶ' � ͵' � @ յ' � � �' � � �' ��' 8 �0- <
@ � - 8 ` �' � ��) � ?�' � S�' � h�' |�' ��' @ ��' ` ��' � ��' � ö' � Ӷ' � �' �' �' @ ��' 8 ` �' C
� �' ;
� �' :
� +�' � 9�' G�' 8 g�' � @ n�' � � {�' � ��' � ��' ��' ��' 8 @ ʷ' ` ٷ' � �' � ��' � �' 8 � �' -�' ��' @ ��' ` �0- �0- 1- E1- z1- �1- �1- �1- 2- (2- M2- q2- �2-
�2- �2- 3- :3- f3- �3- �3- �3- 4- L4- y4-
�4- �4- 5- ` ��' � ��' � @ δ' � � �' � � ��' � �' � @ :�' � � O�' � � m�' � ��' � @ ��' � � * - � � 5- e � 4�' 8 �' 8 ��' 8 ��' 8 i�' 8 E5- 8 ( t�' 8 0 ��' 8 8 ��' 8 @ ��' 8 H ��' 8 P �' 8 X �' 8 ` :�' 8 h ��' 8 p ��' 8 x y�' 8 � �' 8 � =�' 8 � K�' 8 � O�' 8 � ��' 8 � ��' 8 � �' 8 � ( 8 � G�' 8 � �( 8 � ��' 8 � � ( 8 � � ( 8 � ��' 8 � �' 8 � �( 8 ^�' 8 � - 8 - 8 ��' 8 � ( 8 ( ��' �
@ j( �
@ _5- 8 @ �5- 8 H |( 8 P �5- 8 X �5- 8 ` �5- 8 h �' 8 p �5- 8 x j�' 8 � +�' 8 � U�' 8 � l�' 8 � ��' 8 � J�' 8 �
�' � � �' �
�' ~ d�' � ��, � @ �' ~ � Z�' �� � ��' � ��' �
r�' ~ � ��' ~ � ��' ~ �
�' ~ �
6- ~ � "6- ~ � <6- � H6- � ��' ~ � ��' ~ � ( ~ � >�' ~ � W�' ~ � , ( ~ � V6- � r6-
@ �6- � �6- � �6-
@ �6- � 7- � '7-
@ >7-
�! ]7-
@# t7-
�$ �7-
@& �7-
�' �7-
@) �7- � �* �!- � + r!- � @+ �!- � �+ �!- � �+ 8- � , 8- 8 @, N - 8 H, c - 8 P, � �, � � *8- � ! ��
J8- Z8- @ ��, ` E�' � � ��' �� � ��' �� � t8- �� � �8- �� � ��' � � ��' � ��' � @ A�' � � ]�) � � E!- �
�8- � @
�8- � �
�8- � �
�8- � �8- � @ �8- � � s�' � � ��' � �� @ ��' �; ��, �; �' < U�' ~ < I�' ~ = X�' ~ > �' ~ ? -�' ~ @ _�' ~ A ?�' ~ B $�' C �, 8 @C K�' � �C ��' � �C ��' �� D �( 8 F l( F D�' �� @F O�' �� @H ��' ~ @J ��' ~ @K �( ~ @L 9- ~ @M �' ~ @N +�' ~ @O :�' ~ @P F�' ~ @Q S�' ~ @R ]�' ~ @S f�' ~ @T 9- ~ @U 9- ~ @V �' � @W %�' � �W a�' �� �W 29- �� �Y =9- �� �[ ��' �� �] ��' �� �_ +�' ~ �a 9�' ~ �b ��' �� �c ��' �� �e ^�' ~ �g r�' ~ �h ��' ~ �i ��' ~ �j ��' ~ �k ��' ~ �l ��' ~ �m ��' ~ �n M9- � �o ^9- � p /�' �� @p ;�' �� @r ��' �� @t ��' �� @v ��' �� @x o9- �� @z ��' �� @| ��' �� @~ ( �� @� Z�' ~ @� $�' ~ @� ��' ~ @� ;�' � @� {9- � �� ��' �� �� �' �� �� �' �� �� 2�' �� �� K�' �� �� c�' �� �� ��' � �� ��' � � P�' � @� �9- � �� �9- � �� �9- �� � �9- �� � �9- �� � :- �� � ;:- �� � ]:- �� � ��' � � �' � @� Z�' �� �� t�' ~ �� ��' �� ��' �� �' � �� �:- �� �� �:- �� �� �' �� Z�' �� �� z�' �� �� �:- �� �� ��' �� �� �:- �� �� ��' �� �� (�' �� �� 0�' �� �� º( ~ �� <�' �� �� �:- �� �� �:- �� �� �:-
�� ;-
�� �' �
�� �( ~ �� ��' ~ �� ~�' � �� 4;- � � ��' �� @� �( � @� �' � �� &�' � �� C�' � � ��' � @� � ( � �� ��' �� ( �� ��' � E;- � M
( ~ @� V;- �� @� q;- �� @� }�' ~ @� �;- �� @� �;- ~ @� �;- ~ @� �;- ~ @� �;- @� �;- ~ @� <- ~ @� (<- ~ @� ;<- ~ @� Z<- @� k<- ~ @ �<- � @ �<- � � �<- � � � � 0 H �<- x& J8- Z8- ��' � @ E!- � � ]�) � � ��' ~ �' �
B�' � {9- � @ �<- � � *�' ~ � 8�' ~ � F�' ~ � S�' ~ � 9- ~ � 9- ~ � ��' �� � ��' �� � +�' ~ �
9�' ~ � _�' ~ � ?�' ~ � �<- ~ � �<- ~ � k�' ~ � *�' ~ � �:- �� � �:- �� � �:- �� � �:- �� � ��' ~ � 9- ~ � ��' ~ � Z�' �� � z�' �� �" !�' ~ �$ b�) �� �% K�' �� �' t�' ~ �) ��' �� �* ^�' ~ �, r�' ~ �- ��' ~ �. ��' ~ �/ ��' ~ �0 ��' ~ �1 ��' ~ �2 ��' ~ �3 M9- � �4 ^9- � 5 ��, ~ @5 ��' �� @6 ��' �� @8 ��' �� @: o9- �� @< (�' �� @> ��' �� @@ ��' �� @B �:- �� @D U�' �� @F $�' ~ @H
( ~ @I ��' ~ @J ��' ~ @K ��' ~ @L /
( ~ @M d�' ~ @N Z�' ~ @O <�' �� @P =- �� @R ��' �� @T �' �� @V �' �� @X 2�' �� @Z K�' �� @\ c�' �� @^ 0�' �� @` º( ~ @b ��' ~ @c s�' ~ @d ��' ~ @e u�' ~ @f ��' ~ @g ��' ~ @h ��' ~ @i ��' ~ @j ��' ~ @k ��' ~ @l ��' ~ @m ��' ~ @n ��' ~ @o ��' ~ @p ��' ~ @q �' ~ @r ��' �� @s ��' �� @u ��' �� @w ��' �� @y +�' ~ @{ d�' ~ @| F�' ~ @} �' ~ @~ �( 8 @ l( ` ؞' � �$- 8 � ��( � �"- � &�' � � C�' � @� P�' � �� �9- � �� �9- � � �' 8 @� ��' � �� �' � �� }�' � � �' � @� %�' � �� :�' � �� $�' � \�' ~ � ��, � ��, � @� �5- 8 �� ��' 8 �� ��' 8 �� �' � �� ��, � � ͵' � @� Ƶ' �� �� A�' � �� '=- �� �� ��' � �� ��' 8 � ��' @�
6- ~ @� "6- ~ @� <6- @� H6- @� ��' ~ @� ��' ~ @� ( ~ @� >�' ~ @� W�' ~ @� , ( ~ @� ��' � @� ��' � �� Q( �� �( � � o( @� �( � �� 4�' � �� _�' � � {�' @� ��' � �� ��' � �� �( �� � �( � � �' ~ @� ��' ~ @� a�' �� @� p�' �� @� ��' �� @� ��' �� @� ��' �� @� 0�' �� @� H�' �� @� h�' �� @� ��' �� @� �' �� @� ��' �� @� ��' �� @� >�' �� @� i�' �� @� �$- ~ @� �$- ~ @� �$- ~ @� �' �� @� �' �� @� !�' �� @� =�' �� @� [�' �� @� z�' �� @� ��' �� @� ��' �� @� �' �� @� �' �� @� ��' �� @� �' �� @� 0�' �� @� �' �� @� I�' �� @� �' �� @� a�' �� @� �' �� @� x�' �� @� #�' �� @� ]�' � @� w�' � �� .=- � �� "( � � 2( ~ @� M
( ~ @� L=- � @� ��, ~ �� `�' ~ �� ��' ~ �� �' ~ �� �' ~ �� a=- ~ �� ��, � �� |( 8 �� N - 8 �� c - 8 �� j( �
�� ��' �
�� _5- 8 �� �5- 8 �� 6 ( �� � _ ( �� � ��' �� � U�' ~ � I�' ~ � X�' ~ � �' ~ � -�' ~ � >7-
� ]7-
�� t7-
� �7-
� �7-
�7-
� V6- r6-
� �6- @ �6-
�6- � 7- @
�9- �� �9- ��
�9- �� :- �� ;:- �� ]:- �� �;- ~ �;- ~ �;- ~ �;- �;- ~ # <- ~ $ (<- ~ % ;<- ~ & Z<- ' k<- ~ 0 �<- � 1 �<- � @1 �<- � �1 z=- �� �1 �=- � B�' � �9- � @ P�' � � ]�' � � n�' � ��' � @ ��' � � ��' � � ��' � ø' � @ ٸ' � � �' � � ��( � �=- � @ �!- � � 8- � � W�( |� �=- ` � ��' �� Z�' �� ��) ~ ��' ~ �=- ~ >- ~ 4>- ~ M>- ~ :�' F�
3�' �
ۺ' �
$�' �
�. &�' A �/ ��' 0 �' �� �0 |�, �2 f>-
�5 o>-
@7 N�' ~ @C �' ~ @D ��' ~ @E ��' @F һ' �J ��' Q v�' � ��' � ʼ' @� �' 8 `� E�' 8 h� ��' 8 p� �' �� ��' C
�� �' � �� ۾' 8 � ݽ' � �' C
@� 0�' � �� M�' � �� ��, � A�' � X�' @� s�' `� ��' �� ҽ' �� ��' �� ��' � ½' � �>- 8 � `�' 8 (� z�' 8 0� ��' 8 8� ��, 8 @� ��' � �� �>- � �� ��' � �>- � @� �>- �� ��, �� �� �, �� �� �>- �� �� �>- �� �� ?- �� �� ?- �� �� .?- ~ �� B?- ~ �� O?- ~ �� ]?- ~ �� j?- ~ �� 9- ~ �� 9- ~ �� x?- ~ �� �?- ~ �� �?- ~ �� �?- ~ �� �?- �� �� �?- �� �� �?- ~ �� @- ~ �� @- ~ �� 5@- ~ �� >�, ~ �� K@- ~ �� X@- � �� g@- ~ � @- ~ � q�, �� � D�, �� � �@- �� � �@- 8 � �@- 8 � �@- �� @� �@- �� @� �� @� �@- ~ @� �@- ~ @� A- �� @� ;
'A- P � ��' �� Z�' �� ��, ��' ��, @ �' ` ��' � � f>-
� o>-
@ OA-
@ ۺ' @ W�' @ �' �� @! �' �! @% &�' A @) :�' �6 �) ��' �� * |�, �* ��' �- r�' �- ½' �a ��' � b �>- � @b ��' �b �' �b E;- �b }�' ~ �b aA- 8 �c ��, 8 �c ��, 8 �c �, � d ٻ' @d ��, � �h ��, � �h ��, � i ��, � @i �, � �i �, � �i һ' j �>- � �p B?- ~ �p O?- ~ �q ]?- ~ �r j?- ~ �s 9- ~ �t 9- ~ �u �=- ~ �v >- ~ �w 4>- ~ �x M>- ~ �y x?- ~ �z �?- ~ �{ �?- ~ �| �?- ~ �} �?- �� �~ �?- �� �� �?- ~ �� @- ~ �� @- ~ �� 5@- ~ �� >�, ~ �� K@- ~ �� ��, �� �� �, �� �� �>- �� �� �>- �� �� ?- �� �� ?- �� �� .?- ~ �� g@- ~ �� @- ~ �� q�, �� �� D�, �� �� �@- �� �� �@- 8 �� �@- �� � �@- �� � �� � �@- ~ � �@- ~ � >
yA- � E�' �� :�, �� X�, �� �A- �� �A- �� ��, �
��, � @
�' �� �
��' �� � �' ~ � �' ~ � ��' � � ��' � � ��, � �, � @ �, � � ��' � ��' ~ � ��' ~ � �, � '�, � @ ?�, � � _�, � � �, � �, @ $�, ` 3�, � B�, � P�, � ^�, � m�, B- � c�' ~ ��' ~ .B- 9B- �, ~ @ ��, ~ @ �, ~ @ /�, ~ @ K�, ~ @ r�, ~ @ ��, ~ @ �, ~ @ �, ~ @
�, ~ @ ��) � @ =�, � �=- ~ � >- ~ �
DB- @ � \ - �
"�' @ һ' � �( o � ��' ��' i�) @ _�' o � ?�' o � ��' ��' rB- 8 @ ��' � � � ( � � ��' o ��' o @ ��) o � ��' o � }�) o /
( o @ d�' o � Z�' o � ��' o ��' o @ ��' o � B?- o � O?- o ��' o @ ��' o � �' o � ]?- o j?- o @ +�' o � d�' o � ��' o !�' o @ *�' o � 8�' o � F�' o S�' o @ <�' C � ��' o � 4>- o
M>- o @
9- o �
�' � �
%�' � L=- � @ "( � � 2( o � ~B- o �B- o @ �B- o � ��) o � F�' o
��' o @
��' o �
��' o �
��' o �' o @ 0�' C � º( o � �=- o >- o @ �B- , X ��, 8 �, ��, @ �, � � `�) � � #�, � 6�, � @ �B- � � F�, � � N�, � V�, � @ d�, � � r�, � � C- � ��, � @ ��, � � �, � �, � �, � @ "�, � � 4�, � � <�, � Q�, � @ a�, � � i�, � � 3�) � 9�) � @ ?�) � � C- � � ��, � ��, � @ ��, � � ��, � � %C- � ��, � @ 1C- � � ��, � � :C- � GC- � @ TC- � � aC- � � nC- �
�C- � @
�C- �
�C- x \ - �
��) 8 @ "�' ` �( 8 � �( � ��' � ( � �' ��, I( @ ��' C � ��' C � 9- o 9- o @ �C- o � �' o � �C- 8 D- U�' o @ l( o � .D- + � ��' 8 ��' 8 ��) ��) @
�) ` �' ;
� �' � �) � �0- <
� ��) �' ʷ' @ ٷ' ` ��' 8 � ��' � O�' � ��) � 8�) K�) ��) @ �& 8 ` >�) � rB- 8 � ��' o � - o ��) o @ $�' o �
( o � ��) o #�) o @ G�) o � aD- o � lD- o ��) o @ ��) o � ��) o � xD- o º( o @ ��) o � ��) o � ��' o u�' o @ ݩ' o � �D- X �) ~ ��) ~ �D- ~ �D- ~ �D- ~ E- ~ +E- ~ <E- ]E- �E- � �E- �E- �E- @ x�) � � F- � � *F- 5F- <F- @ HF- ~ ` `F- ` oF- ~ � �F- ~ � �F- � �F- � �F- � �F- � G- � #G- � @ HG- � � VG- � � dG- � sG- � @ �G- � � �G- � � �G- �� �G- � �G- � @ �G- � � H- � � H- � /H- � @ 9H- � � LH- � � aH- � zH- � @ �H- � �H- �� �H- �� o>- �� �H- p I- � I- � @ $I- � � �' � � -I- � <I- � @ KI- � � aI- � � oI- � zI- � @ �I- � � �I- � � �I- � �I- 8 @ �I- 8 � � - \�' ;
��& % @ �I- 8 � �R' C
� �� � U�' � �' *�' �" 8 @ w�) � � d�) � � ��' � ��, @ �I- ` J- �
0' � ��' � � ��' h�' ��' @ N�' ` a�' � � p�' � � ��' � ��' � @ ��' � � &J- � � >J- � ��) � @ WJ- � � Ȯ' � � �' � �' � @ !�' � � ��' � � �' � ��' � @ 7�' � � ��' � � �' � (�' � @ C�' � � �' � � *�' � ��' � @ ��' � � ��' � � ^�' �
w�' � @
��' � �
��' � �
H�' � g�' � @ ��' � � ۭ' � � �
dJ- 0 x x; ( \ - �
@ "�' � �' � � ��' C ��' C @ +�' o � 9�' o � $�' o ��' o @ Z�' o � ��' o � �' o ��' o @ ��' o � ��' o � ��' o ��' o @ ��' o � �?- o � rB- 8 i�' w�' @ ��' o � ��' o � u�' o ��' o @ ��' o � ��' o � s�' o ��' o @ =- C � �' C � �' C !�' C @ [�' C � ��' C � =�' C z�' C @ ��' C � 0�' C � �' C
I�' C @
�' C �
a�' C �
�' C x�' C @ #�' C � �J- xI +�, H�, @� i�, @a ��, �w �, @� �J- 5 � �J- �� K- �� K- �� 6K- ! �� [K- " � �K- # � �K- $ �� �K- 0 �� ��, ) �� 6�, �� l�, , @� ��, 1 �� ��, 2 @� �K- 3 @
L- 8 � %L- 9 � DL- � fL- 7 �% �L- & �2 �L- : @> �L- ; �F ' �L- . � \ - �
JM- 8 @ "�' ` ��' � ��' � V�' � ��' � ��' � @ `M- 8 � sM- 8 � Z�' o � ٻ' ��' @ ��' � � �' � � I�' o X�' o @ �' o � -�' o � _�' o ?�' o @ �' o � =�' C � N�' C ��' o @ �' o � �( 8 � l( � �M- 8
�M-
U! @
�M- o �
�M- o �
��' * ��' + @ _5- � � 6 ( C � M
( o j( + @ �5- � � ��, C � |( �
V;- C @
q;- C �
N - � �
c - � |
�M- 2 h \ - �
( @ ��' ` �' � y�' � X�' � ��) 8 � "�' �( ��, @ I( ` ��' C � ��' C � ��' C ��' C @ �) o � 6�) o � O�) o g�) o @ M9- � � ^9- � � �' - �) o @ �) o � ��) C � ��) C �' o @ rB- 8 � �<- o � �<- o ��' o @ ��' o � ��) o � ��) o �' o @ -�' o �
6- o � "6- o U�' o @ I�' o � X�' o � 9- o 9- o @ �( � � ؞' o � l( o
��) � @
J�' � �
�$- � �
� / C
8N- [N- > . uN- � �N- � �N- � @ �N- � � �N- � � O- � $O- @ AO- ` _O- � � {O- � �O- 8 � �O- 8 � �O- � {�' � @ .�' � � �O- � � P- � ��' � @ ��' � �' � � �' � KP- � @ kP- � � �P- � � �P- � �P- � @ �P- � � X@- � � Q- / X \ - �
l( @ �( 8 ` �( � �( � ��' � "�' � @�' ��' � @ ��' � � ��' � � �' $�' �$- 8 @ ��' � � ��' � � `M- 8 O�' � @ ��' � � G�' 8 � 0�' C �' o @ I�' o � +�' o � =�' C _�' o @ �' o � -�' o � S�' o ?�' o @ |�' o � h�' o � ��' o >�' o @ �( C � �( C � 0�' C <�' C @ @Q- 8 � ��' C � ��' C Q( o @ �( C � �( C � o( o
4�' C @
��' � �
UQ- R \ - �
��' � @ һ' � t�' � T�) � }�' � @ ��' � � ��' � � ��' � x�) @ ��' =
` ��' � `�' � ��' � ��' 8 � =�' 8 � ��' �' B�' � @ �9- � � :�' � � 9- ��' ��' � @ *�' � F�' � !�' � � 8�' S�' ��' @ ��' ` �' � -�' � ��' � � �Q- � �Q- � @ ��, 8 � x?- � �?- � �?- � �?- � @ H�' � @- � 5@- � !�( 8 � rB- 8 � º( ;:- � @ �@- � � �:- � � �:- � ��' o @ �' o � a�' C � p�' C
��' C @
��' C �
��' C �
Z�' C z�' C @ �:- C � }�' � � ��' C o9- C @ ��' C � ��' C � ��' C
��' C @
D�, C �
�@- C �
��, C �, C @ �>- C � �>- C � ?- C ?- C @ ��' o � �' o � �' o �:- C @ q�, C � A- C � �Q- � ��, �� 4 @ y�' � �Q- � �Q- � �Q- � R- o R- o @ 9- o � 9- o � �@- o �@- o @ 9R- o � ��( o � q�, C D�, C @ �@- C � HR- � � ]R- � rQ! C @ a�' C � �@- � � �@- C ;
�R- � �R- �R- �R- � @ �R- ~ � $S- 8 � AS- ~ � SS- ~ � eS- ~ � �S- ~ � �S- � s� H( g( @ y( ` ��' � �S- � �S- 8 � �S- � �S-
T- 8 T- @ "T- ` -T- � ;T- � JT- � TT- � aD- lD- h�' @ ��" ` _T- o � kT- o � |T- o �T- o @ �T- C � �T- C � �T- o �T- o @ U- o � (U- o � <U- � mU- 6 qU- 6 uU- 8
�U-
�U- @
�U- `
�U- �
�U- �
�U- �
�U- �
V- .V- DV- @ UV- ` nV- � � V- � � �V- � �V- @ �V- ` �V- � �V- � W- � W- � 1W- 1 !�( 8 s� H( @ g( ` y( � ��' � �S- � \�' ;
� �S- 8 �S- �S- @
T- 8 ` aW- � nW- � {W- � �W- � �W- �W- �W- @ �W- ` 9- � �W- � �W- � �W- � �W- X- X- @ )X- ` ]?- � j?- � 9- � 6X- � �;- o �;- o @ �;- o � �;- o � �;- o HX- C @ jX- C � <- o � (<- o ;<- o @ Z<- o � k<- o � �X- C �X- C @ �<- � � �<- � � �<- � �X- ` S! � ��, 8 @ ��, � ` ��, � � ��' � ��' 8 � �S- � Y- 8 - 8 x?- o @ �?- o � �?- o � �?- C �?- C @ �?- o � @- o �
Y- # >7- p ]7- p @ t7- p � �7- p � �:- o ;- o @ \ - �
� CY- 8 � ��, � OY- o �9- C @ �9- C � �9- C � :- C ;:- C @ ]:- C � ZY- C � sY- C �Y- C @ �Y- C � �Y- C � �:- C �:- C @ ��' C � <�' C � 0�' C �:- C @ ��' C � �Y- C � �Y- C �Y- C @ Z- C � Z- C � ;Z- C ZZ- C @ ~Z- � \ - �
rB- 8 @ ��, ` OY- o � �M- o � �M- o �=- o @ >- o � �Z- o � �Z- o �Z- o @ ��( o � [- o � [- o [- o @ ,[- o � 9R- o � ��( o :[- � @ M[- o � ^[- o �
= < o[- 0� � �
�J ,� � - z
�m � �q ϱ �y � . �� x; ' �� �[- ( ��) A
- �
@ 0- D � �[- � . - E ? �[- �[- M �[- N � �[- K �
B C \- 0 ��) A
- �
@ 0- D � ,\- I � �[- �&- �
@ =\- � � 8 [\- q o\- r �\- p @
G H �\- �\- 1�) @ >�) � �\- � �w L �� J &" ��( 9�( @ +�( ` 2�( � +�$ � gd( � ~X) �\- �\- @ �\- ` ]- � ]- 8 !]- ��) p� �\- O @ 0- Q � B N]- `]- U
8 T P S v]- 8 ��) X @ �]- W �]- 8 � Z ��) p� @ 0- Q � \ - ] � �\- V �&- �
� �
�]- 7 ��$ i
�]- w �� ^- z @' ^- { �' ^- � f ^- � �� ^- � �
[ \ %^- \ - ] G� a @ �&- �
� L^-
� _^- Q : � @ s^- � ` x; � � Q�
� �� �,- � � �,- � @� �^- � �� �^- � �� �\- � �
_ ` �^- �w �&- �
�^- �w �^- f �^- i @ �^- b �
8 e Y d
8 h ^ g ��) �
_- �
@ _- H �- {
q3 l @ ��) p� � - m � _^- Q �- W @ �- � w j � _ z
._- F_- P_- |_- @ �_- ` �_- � �;- � �_- $ �_- �_- `- @ ,`- ` >`- � O`- � _`- � w`- � 6�' 8 � �`- o n 0 �`- �`- @ �`- � �`- � m:( �o( @ x � - s �? s � V:( � - �o( @ �%- ` &- � T - _ - �o( @ b:( �`- �`- @ a- `� t <a- x � Ga- y � ,\- G � u v Qa- pa- 8 �^ 8 za- �a- � pa- 8 �^ 8 �a- � #
) �� ` �a- �1 8 ~�
@ ! � ګ � �a- E7( [7( b- � @ b- � � �e � � 0 �- � $b- @ H } � H } H �4( Jb- gb- @ F5( � �b- � 75( H } @ ( �4( �b- H } @ �b- �1 8 �b- � @ �7( � �b- � �7( � �7( � �b- c- �' @ c- � � *c- � � :7( ��! � @ <c- � � Nc- � rc- ~ �c- � �c- � � �c- � � �c- 8
pa- 8 �^ 8 �c- � �c- � @ %&- 8 @ �c- � � za- �Q �
| � �c-
pa- 8 �^ 8 d- � 1d- pa- 8 �^ 8 Pd- 8 sd- 8 �d- $ �d- � �d- 8
0 \ -
�`-
@ - � 1�) � >�) � �d- � �d- �d- e- @ e- ` )e- ` q3 l \ - ] @ 0- Q � �[- � �]- w w � �I Ge- q3 l \ - ] @ ,\- I � �&- �
� ie- q3 l �e- 8 @ �&- �
� �e- q3 l �- p
@ T-- � �- � � t� �e- �7 �e- �7 f- .f- @ Ef- i
@ ^f- � � |f- �f- F Ef- i
� �f- �8 �f- � �f- � � �f- � @� g- � @� Gg- � @� og- � @� 0� ��) ?
8 � k �
8 � � �
8 � � �
8 � � �
8 � � � �g- ( q3 � ��) p� @ - m � �r � � �g- �g- �� ��) p� - m @ �r � � �g- � �g- � h- �g- h- � @ Q�
� � !h- � 5h- � @ Ch- � � Qh- � � ch- � xh- � @ �h- � � �h- � � �h- � �h- � @ �� � � x; � �M� �
�h- ( q3 � ��$ �
@ i- � � ,\- � � i- � G i
,i- q3 � Ji- � @ [ ^i- q3 � ��$ ] @ |i- � � �
�i- q3 � Ji- � @ �i- � � �i- q3 � Ji- � @ �i- q3 � Ji- � @ j- q3 � Ji- � @ ?j- 8 � �i- � � Uj- q3 � Ji- � @ vj- q3 � Ji- � @ �j- q3 � Ji- � @ ?j- 8 � �i- � � P �j- � �j- � �j- � k- k- *k- @ Gv' ` � @ � <k- � \k- }k- � �k- ` �k- � �k- ~ � �k- � k- � k- � *k- �c- � @ �c- � @' �k- � @o l- �o 7l- �o Ml- 8 �o cl- p ul- ~ p �l- � q �l- � `q �l- �� �q �l- � �s �l- ~ �{ m- ~ �| 'm- �� �} � �
} � :m- � Cm- � Lm- � � � ]m- � ~m- � � �m- � �� �m- � �H
�m- 4 �H� � � � � p � � � Cm- � n- � � n- 3n- Jn- @ an- ` �6( � Jn- an- �6( � �6( � @ � � � �
8 � � �
8 � � �
8 � � �
8 � � �
8 � � �
8 � � �
8 � � �
8 � � �
8 � � �
8 � � �
8 � � � W%- 5
xn- 0 �- �
\ - �
@ ,\- I � #
) � � �n- � w � @ �
�n- �- �
��$ �
@ #
) � � �n- W� �
o- @ o- �7 Ի* � =o- � Ի* � �$ � 4&- � Lo- � Qo- � X xo- � �o- � � �o- � @ �o- � �o- � =o- � X �o- � �o- � �$ � 4&- � p- X � ( -p- � Dp- � ]p- � =o- � ( mp- � }p- � �$ � 4&- �p- ( �p- x �p- [ �p- [ @� y*- � �p
q- � �� q- � � 4q- �� Mq- � nq- i
y*- � �� �q- �) �q- [ �� �q- [ � �q- Y @Z �q- r- ��& �
@ ��$ � �
� r- r-
��& �
@ ��$ � �
� Br- ( hr- 8 r-
@ ��& �
� ��$ � � �i- �
�r- 8 ��& �
��$ ] @ �r- � �r- � �r- �i- � @ �r- 8 �
8
8
8 �r- 8� y*- � �r- � K s- � L -p- � �L �q- [ N �q- [ @ �q- Y �� &s- ^ @� �q- � As- � ]s- �� js- �� |s- @� �s- � �s-
�5 y*- � �r- � K s- � L xo- � �L �o- � �M #
) �� O �o- � � -p- � �� i- i
�� �s- G �m �s- t- � @ t- � *t- � 7t- � � - � - et- tt- �t- # @ �t- % �
8 �
8 " �
!
8 � $ `� �t- � �t- @ �t- @ u- @ 6u- @a �5 Tu- �5 x; ' �
�
c R � � � � + z *
z
�
�u- v- -v- Hv- bv- �v- �v- �v- �v-
?
| ? �� �� �
&� F o n @ � � � _
d
@ ; < Fw- 0 ^w- pw- �w- @ �w- ` �w- 8 � �w- 8 � �w- � � ��' � �w- � @
R
K
P
y�
��
��
,� �w- �H( B �I( B �I( B @ �w- B `
x- B � x- @x- ]x- �x-
� | - �x- �x- � �w a _ ^ �� �� $ Z S ) , 1 2 3 8 9 & : ; 0 \ z� X V W # " 5 ! U T Y 7 6 ]
��
w w
� � ��) 9{- S{- l{- @ �{- �{- � �{- �{- � �{- |- $|- 8|- G|- @ V|- ` e|- ~ t|- �
@
�
o
�
� �
� �
� � � � | � } � T
� � �
�
�
�
� �
n
� K
U
� � �� � o
�
P~- f~- �~- �~- �~- �~- - .- M- j- �- �-
�- �- �-
�- 5�- Y�- z�- ��- ��- - ��- �- ;�- `�- x�- ��- ��- ف- ��- �- 8�- ^�- ��- ��- B ��- B
� ɂ- ` $ +� � � � �
� ۂ-
�- �- -�- K�- q�- ��- ��- @ ܃- �- *�- Q�- x�- ��- *� � ��- ��- B ��- B
� �- ` $ +� � � � �
� � E�- 4 �' � �' �
� �
� $
� r� V�- \�- c�- j�- �- 0 �- B �- B $�- B @ ;�- B ` T�- O � `�- O � n�- O z�- O @ � G #
� 1^ #
� ��- sz 8 ��- � @
�
8 R� E � �M #
� � �- p�) B ~�) B 8 @
�
�
� �- �- ,�- L�- n�- ��- ��- ԇ- �- � � ) �
)�
8� ��- �- �- �- �- �- � 8� '� � � � 0� � �
� � � Ɉ- �- �- Ң �M @ � � ��- �- $�- 0�- @ ?�- � T�- d�- o� �� @ � � �
� ��- ��- ��- �! Ӊ- �- �- �- A�- @ a�- P ��- ` ��- � - �
�� ފ- �- �- @ �( � � m� @ ��& � � rc' �� � �c' �� ��& �� @ o�( � � �d' �� � �- 0 q� [� ( �� @ �( @
'�- m^) 8�- Q�- 8 d�- 8 q�- �� |�- R @ $� �� � � � �� m� � � �� {� 0� d�- x�- ��- ��- ��- Ì- ڌ- �- �- !�- 8�- P�- m�- ��- ��- ��- ��- ܍- �- &�-
F�- f�- o�- ��- ��- ��- Ȏ- ؎- �- �- $�- 9�- P�- o�- ��- ��- ď- ۏ- ��- �- 1�-
L�- c�- j5 �6 s�- L�& P�& T�& qk " ��- � � ��- ��- ��- " ��- $ ��- % ��- ( ��- , Ő- . ː- 0 Ӑ- 2 ِ- 4 �- 7 �- 8 �- @ ��- D ��- F �- � H �- � X �- � h #�- � x -�- � 5�- � ?�- � I�- � M�- � � d� � R�- b # c�- ! s� A�
�� ��- ��- Ȓ- �- �- �- ;�- T�- h�- }�- ��- ��- Γ- �- �- -�- �
+ M�- g�- * �' �_
- .
/ ( �
2
�� 4 � �� ,�- o� B x� B v� 8 m� l� r�
� Z� b�- �
s�- w�- }�- ��- ��- Ɩ- �- �- &�- F�- Y�- v�- ��- ��- ͗- �- ��- �- "�- 9�- L�- c�- ~�- \ ��- C ��- ��- @ ��- [ ` Ϙ- [ � �� �
��
� L� > D � �
�� ? � �� �� E F �� �� B� A� e�
��
�
!� X�- j�- {�- ��- � E� Z B� Y
� � ��- ��- �� Z
! x� @ c �- { B� B� @ �L B� �
e (�- 5�- F�- Y�- k�- ( �' B f[ B� @ v�- B� � ��- B� � ��- B�
h ��- 0 { B� B� @ �L B� � ��- B� � ��- B� Ś- B� @
j ͚- ߚ- ��- �- '�- 3�- A >�- A pk l @ J�- B� �
m P�- H { m m � �L m �
o b�- � ��% r �� r � �� r � �� r @ u�- r ��- B� � �L) B� B� ��- { B� B� @ �L B� � ��- ��- ��- Ǜ- 8 ^ B� ��% B� @ �� B� � �� B� � �� B� � B� @ �- � � h �_
w �
y K" �- B� ��- B� @ �- B� � �� s j e o h f k i p q n m l u B� �- �- �- �- +�- ?�- T�- d�- t�- ��- ��- ��- ��- ̝- �- ��- !�- C�- T�- m�- ��- ��- ��- �- ��! ��-
� �- � � � � T �- ( 2�- 0 �! 8 �! @ F�- H N�! � P � c V�- � g�- �! s�- �! � �- �! ��- �_ � ��- �_ � ��- �� � J) � � ȟ- }� � ֟- }� � �- }� �- }� � �- W� ` �- W� � �- W� � /�- W� � 8�- W� � A�- X� �� �� ( K�- W @ [�- W � g�- s�- ��-
� ��- ȟ- ֟- �- �- ��- �- ( �- 0 /�- 8 8�- @ K�- P [�- `
� �
� �
� �
� � 1
� ��- �- 2�- �! �! F�- N�! � @
� � �
� ؠ- J) � ȟ- }� ֟- }� � �- }� P �- }� � �- }� � ��- }� 0 A�- X� � �- � g�- �! s�- �! � �- �! ��- �_ � ��- �_ � �- � �- � *�- � C�- � W�' � � �' � K�- � � [�- � � @�' � G�' � N�' � U�' � \�- � c�- ! � ȟ- }� ֟- }� � �- }� P �- }� � �- W� � �- W� � �- W� � A�- X� � /�- W� 8�- W� 8 J) � X �~ � h g�- �! s�- �! � �- �! ��- �_ � ��- �_ � �- � �- � *�- � C�- � W�' � � �' � $�' � +�' � 2�' � 9�' � @�' � G�' � N�' � U�' � \�- � � � �
H� ��- @ � H� � �
� ��- �% W �5 W @ p( B � ��# B � ��# B �
e� ?) � � � x� � @
V � ` T) � � � x� � �
V � � h) $ � � x� � � V � |) H � � x� � V � �) � � � x� � V � � ��- R H ١- B �- B �- B @ �- B ` �- B � &�- B � 8�- B � R�- B � d�- B v�- B ��- B @ ��- B ` ��- B � ɢ- B � ܢ- B � ��- B �
�- B �- B 0�- B @ I�- B ` b�- B � {�- B � ��- B � ��- B � ƣ- B ߣ- B ��- B @ �- B ` 4�- B � R�- B � p�- B � ��- B � ��- B ʤ- B �- B @ �- B ` &�- B � E�- B � d�- B � ��- B � ��- B ��- B �- B @ ��- B ` �- B � :�- B � X�- B � v�- B � ��- B ��- B Ц- B @ �- B ` ��- B � �- B � .�- B � H�- B � b�- B q�- B ��- B @ ��- B ` ��- B � ��- B � ��- B � ˧- B � ڧ- B �- B ��- B @ �- B ` �- B � (�- B � 8�- B � @* B � H�- B \�- B k�- B @ ��+ B ` ��+ B � �- B � ��- B � ��- B � è- B
�- B
� �- ! ! �- 5�- R�- q�- ��- ��- ( ܩ- 0 ��- 8 %�- @ b�- H ��- P ת- X �- ` L�- h ��- p ��- x ��- � 6�- � n�- � ��- � �- � �- � X�- � ��- � ͭ- � �- � 2�- � g�- � ��- � ��- � ݮ- � ��- � �-
� K�- ! � �- B 5�- B R�- B @ q�- B ` ��- B � ��- B � ܩ- B � ��- B � %�- B b�- B ��- B @ ת- B ` �- B � L�- B � ��- B � ��- B � ��- B 6�- B n�- B @ ��- B ` �- B � �- B � X�- B � ��- B � ͭ- B �- B 2�- B @ g�- B ` ��- B � ��- B � ݮ- B � ��- B � �- B
� d�- T P ١- B ~�- B �- B @ �- B ` �- B � &�- B � 8�- B � R�- B � d�- B v�- B ��- B @ ��- B ` ��- B � ɢ- B � ܢ- B � ��- B �
�- B �- B 0�- B @ I�- B ` b�- B � {�- B � ��- B � ��- B � ƣ- B ߣ- B ��- B @ �- B ` 4�- B � R�- B � p�- B � ��- B � ��- B ʤ- B �- B @ �- B ` &�- B � E�- B � d�- B � ��- B � ��- B ��- B �- B @ ��- B ` �- B � :�- B � X�- B � v�- B � ��- B ��- B Ц- B @ �- B ` ��- B � �- B � .�- B � H�- B � b�- B q�- B ��- B @ ��- B ` ��- B � ��- B � ��- B � ˧- B � ڧ- B �- B ��- B @ �- B ` �- B � (�- B � 8�- B � @* B � H�- B ��- B \�- B @ k�- B ` ��+ B � ��+ B � ��- B � ��- B � è- B
�- B
��- B @
�- B `
� ��- " " �- R�- ί- ��- ܩ- ��- ( %�- 0 b�- 8 ��- @ ת- H �- P L�- X ��- ` ��- h ��- p 6�- x n�- � ��- � �- � �- � X�- � ��- � ͭ- � �- � 2�- � g�- � ��- � ��- � ݮ- � ��- � �- � �- � ?�- k�-
� ��- " � �- B R�- B ί- B @ ��- B ` ܩ- B � ��- B � %�- B � b�- B � ��- B ת- B �- B @ L�- B ` ��- B � ��- B � ��- B � 6�- B � n�- B ��- B �- B @ �- B ` X�- B � ��- B � ͭ- B � �- B � 2�- B g�- B ��- B @ ��- B ` ݮ- B � ��- B � �- B � �- B � ?�- B k�- B
� ��- ^ x ١- B ~�- B �- B @ �- B ` �- B � &�- B � 8�- B � R�- B � d�- B v�- B ��- B @ ��- B ` ��- B � ɢ- B � ܢ- B � ��- B �
�- B �- B 0�- B @ I�- B ` b�- B � {�- B � ��- B � ��- B � ƣ- B ߣ- B ��- B @ �- B ` 4�- B � R�- B � p�- B � ��- B � ��- B ʤ- B �- B @ �- B ` &�- B � E�- B � d�- B � ��- B � ��- B ��- B �- B @ ��- B ` �- B � :�- B � X�- B � v�- B � ��- B ��- B Ц- B @ �- B ` ��- B � �- B � .�- B � H�- B � b�- B q�- B ��- B @ ��- B ` ��- B � ��- B � ��- B � ˧- B � ڧ- B �- B ��- B @ �- B ` �- B � (�- B � 8�- B � @* B � ��- B Ѱ- B �- B @ �- B ` �- B � �- B � !�- B � 1�- B � A�- B
H�- B
��- B @
\�- B `
k�- B �
��+ B �
��+ B �
��- B �
��- B è- B �- B @ U�- B ` ��- B � �- B � q�- " " �- R�- ί- ��- ܩ- ��- ( %�- 0 b�- 8 ��- @ ת- H �- P L�- X ��- ` ��- h ��- p 6�- x n�- � ��- � �- � �- � X�- � ��- � ͭ- � �- � 2�- � g�- � ��- � ��- � ݮ- � ��- � �- � ��- � �- ?�- ñ- " � �- B R�- B ί- B @ ��- B ` ܩ- B � ��- B � %�- B � b�- B � ��- B ת- B �- B @ L�- B ` ��- B � ��- B � ��- B � 6�- B � n�- B ��- B �- B @ �- B ` X�- B � ��- B � ͭ- B � �- B � 2�- B g�- B ��- B @ ��- B ` ݮ- B � ��- B � �- B � ��- B � �- B ?�- B ۱- ` � ١- B ~�- B �- B @ �- B ` �- B � &�- B � 8�- B � R�- B � d�- B v�- B ��- B @ ��- B ` ��- B � ɢ- B � ܢ- B � ��- B �
�- B �- B 0�- B @ I�- B ` b�- B � {�- B � ��- B � ��- B � ƣ- B ߣ- B ��- B @ �- B ` 4�- B � R�- B � p�- B � ��- B � ��- B ʤ- B �- B @ �- B ` &�- B � E�- B � d�- B � ��- B � ��- B ��- B �- B @ ��- B ` �- B � :�- B � X�- B � v�- B � ��- B ��- B Ц- B @ �- B ` ��- B � �- B � .�- B � H�- B � ��- B
�- B $�- B @ b�- B ` q�- B � ��- B � ��- B � ��- B � ��- B ��- B ˧- B @ ڧ- B ` �- B � ��- B � �- B � �- B � (�- B 8�- B @* B @ ��- B ` Ѱ- B � �- B � �- B � �- B � �- B
A�- B
H�- B @
��- B `
\�- B �
k�- B �
��+ B �
��+ B �
��- B ��- B è- B @ �- B ` U�- B � ��- B � �- B � L�* B � >�- ( ( �- R�- ί- ��- ܩ- ��- ( %�- 0 b�- 8 ��- @ ת- H �- P L�- X ��- ` ��- h ��- p 6�- x n�- � ��- � �- � �- � X�- � ��- � ͭ- � �- � 2�- � g�- � W�- � ��- � ��- � ��- � ݮ- � ��- � �- ��- �- ?�- k�- ��- ( �- 0 �- 8 4�- ( � �- B R�- B ί- B @ ��- B ` ܩ- B � ��- B � %�- B � b�- B � ��- B ת- B �- B @ L�- B ` ��- B � ��- B � ��- B � 6�- B � n�- B ��- B �- B @ �- B ` X�- B � ��- B � ͭ- B � �- B � 2�- B g�- B W�- B @ ��- B ` ��- B � ��- B � ݮ- B � ��- B � �- B ��- B �- B @ ?�- B ` k�- B � ��- B � �- B � �- B � L�- q � ١- B ~�- B �- B @ �- B ` �- B � &�- B � 8�- B � R�- B � d�- B v�- B ��- B @ ��- B ` ��- B � ɢ- B � ܢ- B � ��- B �
�- B �- B 0�- B @ I�- B ` b�- B � {�- B � ��- B � ��- B � ƣ- B ߣ- B ��- B @ �- B ` 4�- B � R�- B � p�- B � ��- B � ��- B ʤ- B �- B @ �- B ` &�- B � E�- B � d�- B � ��- B � ��- B ��- B �- B @ ��- B ` �- B � :�- B � X�- B � v�- B � ��- B ��- B Ц- B @ �- B ` ��- B � �- B � .�- B � H�- B � ��- B
�- B $�- B @ b�- B ` q�- B � ��- B � ��- B � ��- B � ��- B ��- B ˧- B @ ڧ- B ` �- B � ��- B � �- B � �- B � (�- B 8�- B @* B @ ��- B ` Ѱ- B � A�- B � H�- B � ��- B � \�- B
k�- B
��+ B @
��+ B `
��- B �
��- B �
è- B �
�- B �
U�- B ��- B �- B @ g�- B ` ~�- B � ��- B � ��- B � ��- B � ճ- B �- B �- B @ �- B ` -�- B � C�- B � Y�- B � o�- B � ��- B
��- B
��- B @
˴- B `
�- B �
��- B �
�- B �
$�- B �
:�- B
� M�- , , �- R�- ί- ��- ܩ- ��- ( %�- 0 b�- 8 ��- @ ת- H �- P L�- X ��- ` ��- h ��- p 6�- x n�- � ��- � �- � �- � X�- � ��- � ͭ- � �- � 2�- � g�- � W�- � ��- � ��- � ��- � ݮ- � ��- � �- ��- �- ?�- g�- ��- ( ε- 0 ��- 8 .�- @ _�- H ��- P k�- X
� ��- , � �- B R�- B ί- B @ ��- B ` ܩ- B � ��- B � %�- B � b�- B � ��- B ת- B �- B @ L�- B ` ��- B � ��- B � ��- B � 6�- B � n�- B ��- B �- B @ �- B ` X�- B � ��- B � ͭ- B � �- B � 2�- B g�- B W�- B @ ��- B ` ��- B � ��- B � ݮ- B � ��- B � �- B ��- B �- B @ ?�- B ` g�- B � ��- B � ε- B � ��- B � .�- B _�- B ��- B @ k�- B `
� O� � �� � � � � 2^ �- �- ,�- G�- c�- ��- ��- ��- ط- �� B q3 �� ( �~ � 0 �- � k� �S � i* � ` �- �- �- "�- q3 .�- �|& �~ 7�- � k� Q�- � Z�- q3 + �~ � x�- � k� ��- � ��- � k� � � θ- @ ge' s� - � �- � ��- � �) � �) � j' ]�
�- &�- 9�- M�- a�- � � |�- o� B x� B �
:� � :� �- ��- !�- G�- s�- ��- ĺ- �- @ �- � ?�- k�- ��- ��- ��- »- ֻ- �- �- �- 0�- D�- {�- ��- ��- ��- ɼ- �- ��- �-
-�- F�- }�-
��- ��- ��- ͽ- �- ��- �- (�- @�- X�- k�- ��- ��- ľ- پ- �- �- *�- D�- j�- ��- ��- ��- # � ˿- �����- �- $�- C�- c�- ��- ��- ��- �- ��- �-
4�- S�- t�-
��- ��- �- �- �- <�- g�- ��- ��- ��-
�- 3�- Z�- ��- ��- �- ?�- s�- ��- ��- ! 1^ !
� �M !
� ��- ��- �- +�- ! ?�- " W�- # o�- $ ��- % ��- & ��- ' ��- ( ��- ) �- * 5�- + J�- , ^�- - x�- . ��- / ��- 0 ��- 0 ��- 0 ��- �- C�-
j�- ��- ��- ��- �- %�- Q�- y�- ��- � ��- ! �- /�- ! _�- ��- ��- ! ��- �- � W�- ��- ��- ��-
�- ! V�- ��- ��- ��- = > ,�- }�
H�- M�- R�- �7
i�- z�- ( � n m l o d ��-
P P |
-
�' V� �' X� +�' 9�' S�' o |�' o ?�' o h�' o ��-
8 �' V� �' X� +�' o 9�' o =�' C N�' C S�' o |�' o ?�' o h�' o ��-
\ - �
"�' +�' o 9�' o _�' o ?�' o �' o b�) C K�' C Ƶ' C ��' C ��' C ��' &" � �?- o A- C �' C ��-
8 #�' [� V�' o f�' o �-
U�' ( ��) a� �' ��) 8 ��' ��' ��' j �( � l( � <�-
8 x; ( � o m�-
��) � ��' ��-
8 �) b� ��- ��-
�4" J� ̸" ظ" � Ra � 8 ��-
}` �� R� |� �� � ��" �� ��-
�S >� Ϫ � x� � :� � �- *�-
}` �� � �� �) D�- "
}` �� R� |� , `�- $
յ �� �A �- &
յ �� .� >�
�� � �� ��- (
8 յ �� �A �� ��- *
�x W e�
�� ��- ,
�x W �! i� e�
�� ��- .
�x W e�
�� �A" B �A" B �- 0
�x W �
S� �N 9x 7�- 2
�x W � [� � \� F� ^� Y�- 4
�x W �A" ӣ o�- 6
�x W � \� ��- 8
�x W �] ! �L) n �L) n � �w ��- :
�x W , n U B o� B ��- <
�x W ��
U B o� B ��- > �- >
�x W \! @� ]� .�- A
�x W \! @� X�- C
�x W \! � ��- E
�x W \! R� ��- G
�x W j �� ��- I
�x W t' a' � q� �� "a' � P�
��- K
�x W j �� #�- M
�x W \! !� J�- O
�x W � ( B ( B ( B t� B u�- Q
�x W �H" \� �N 9x ��- S
�x W � W � W ��- U
�x W ��
�� �� ��- W
�x W �� ��- Y
�x W �#! N ) �( B �- [
�x W � B o� B .�- ] Q�- 8
�x W ��! �� �" � r�- ` ��- `
�x W ;L , �� 8 ��- c
�x W �
S� � �?" ��- e
�x W 5� a� �
S� � \� ��- g
�x W �" � �- i
�x W ;L g , ] B �� 8 &�- k
�x W � t� t z �@" " ] �
6 �� E�- m
�x W y 8 � �w � v ) � g�- o
�x W �L) �� q3 V 8 � �w � {�- q
�R) � � � �� 8 ��- s
8 }` �� �S >� ��- u
8 �R) � � B ��- w
8 }` �� ��- y
�S >� ��- {
? � � �� �R) � �R) B �- }
� �� �R) � �R) B �R) 8 �-
y�$ P� �I% �I% �z Y� 1� -�- �
�x W e�
�� G�- �
�x W �! i� e�
�� d�- �
�x W e�
�� �A" B �A" B ��- �
�x W �
S� �N 9x ��- �
�x W � [� � \� F� ^� ��- �
�x W �A" ӣ ��- �
�x W � \� ��- �
�x W �] ! �L) n �L) n � �w �- �
�x W , n U B o� B 4�- � O�- �
�x W ��
U B o� B j�- � ��- �
�x W \! @� ��- �
�x W \! @� ]� ��- � ��- � *�- � Z�- �
�x W \! !� ��- �
�x W \! � ��- �
�x W \! R� ��- �
�x W j �� �- �
�x W t' a' � q� �� "a' � P�
,�- �
�x W j �� P�- � w�- �
�x W � ( B ( B ( B t� B ��- �
�x W �H" \� �N 9x ��- �
�x W � W � W ��- �
�x W ��
�� �� �- �
�x W �� �- � =�- �
�x W �#! N ) �( B \�- �
�x W � B o� B ��- � ��- �
�x W �" � ��- �
�x W ��! �� �" � ��- � ��- � �- � ?�- �
�x W ;L , �� 8 _�- �
�x W �
S� � �?" �- �
�x W 5� a� �
S� � \� ��- �
�x W ;L g , ] B �� 8 ��- �
�x W � t� t z �@" " ] �
6 �� ��- �
�x W y 8 � �w � v ) � ��- �
�x W �L) �� q3 V 8 � �w � �- � 5�- { Q�- { f�- {
g� � �x � .� � �) �) 8 � � kx }�- �
}` �� �- P� �" � � ��- �
�- P� � � ��- �
NT �� �- P� ��- �
}` �� ' C� NT �� , ��- �
NT �� ��- �
}` �� ' C� Xt �� ��" ?� � W ��- � �- -� '�- -�
�# � �z W 8�- � I�- -� Z�- �
�� O� � � ' B� , k�- �
�� O� ' B� �� � ��- �
}` �� ' C� Y �- P� ��- �
}` �� ' C� , z ��- �
}` �� �- P� ��- �
}` �� �) 8 ��- � �- �� �- �� 0�- ��
5 }` �� O�- � p�- �� ��- �� ��- � ��- � ��- �
��! � ��- �
�- �
8 ��! � �- "�- �' /�- �' ;�- �� H�- �
��! � \! � S�-
��! � \! � m�-
��- � ��- � ��- �
8 }�# z� �� P� �
8 }�# z� 3T*
|� Z� A� �� P� ��-
8 ȳ* �� � m� Z� � q� [� ��-
S� �
2� ��-
|v' � Z� � q� [� ��-
8 Z
! � q� [� q} ��- \! m� �-
8 Z
! � �) m� Z� �
a' � q� [� 9�-
P �h" �" M Q�- l�-
_! Ȯ! \� ��- "
z �� �! �� x� 8 ��- $
\! m� q� [� �}& &� ��- &
db" �� G^ �� ��# �� ��- (
8 aL) x� � � ��- *
� � N�) �� ��- , �- ,
M� B 6�* � '�- /
U�, � �% I� 2� B ��, �P, � �P, � T�- 1
�M! J� e�- 3 v�- 3 ��- 3
�M! J� !* 8 ��- 7
��, �% I� 2� B ��, �
�P, �
�P, �
��- 9
�M! J� * s�& i� ��- ; ��- 3 ��- 3 �- a�
y�$ P� ' |� Ϫ / � � '�- @
y�$ P� ' |� x� B A�- B
y�$ P� Kq � :� B \�- D
y�$ P� �- F
y�$ P� I$ |� o� � ��- H
@ y�$ P� : W ��- J
@ y�$ P� : ��- L
y�$ P� ��$ � �$ � &�$ � 6�$ � ��- N
�� :�" �� ��! �� �- P
y�$ P� �� �� o� � +�- R
y�$ P� n �� J�- T
y�$ P� r�- V ��- V ��- F
W? J� ��- Z
�4" J� Y� N� }�$ ��- \ ��- F
8 y�$ P� �- _ �- _ <�- _ _�- V ��- F
:�" �� ��! �� ��- e ��- e ��- e
}` �� ��- i �- F
y�$ P� ��$ X� � W � � :�- l P�- i h�- i }�- i
y�$ P� �> ��- q
y�$ P� � B ��- s ��- F
y�$ P� \! �� ��- v
y�$ P� �� �� �- x
y�$ P� �> �� #�- z
y�$ P� X�$ B� �� B C�- | ]�- V
y�$ P� I$ |� \� B )� B ��$ 8 u�- ��- F
y�$ P� �) 8 ��- � ��- s ��- �
y�$ P� )� 8 Kq B �> B �- �
y�$ P� ' �� ֙ � � B 9�- �
8 S( � ��$ ] x� V�- �
��# �� G^ ��
6$ ?^ n�- �
�� �X �� G^ � ��- �
�� �� �� G^ � ��# �
�
a' � ��- � ��- �
db" �� G^ �� �5$ ?^ ��- �
8 q� [� �- ��- �
db" �� ��# �� G^ �� ��- � ��- -� #�- V� C�- V�
�! 0� H$ H$ c�- �
�� W p� �6 Q7 s�- �
}` �� �� O� � �" � � W ��- �
}` �� ��- �
}` �� �� O� ' B� �� � ��" ?� ��- � ��- i ��- y
�� O� ��- � �- i
}` �� <� _� �- � 3�- V�
}` �� [ � Q�- �
}` �� � 8 m�- � ��- Z
�h %� �M$ !� �K$ ��- � ��- � ��- { ��- �
? $� ��- �
}` �� '� lK$ �� �- �
�� � B (�- �
}` �� �M$ � �s! � B�- � [�- i l�- y ��- w ��- y ��- y ��- i
}` �� �J$ �M$ 8 $�- �
}` �� f MK$ 8 I�- � i�- Z }�- y
�X $� �M$ +� ��- � ��- y ��- �
͂ B �>" � �>" � � ��- �
}` �� e�
�� � � B �- �
� W hb" W z �� �- �
}` �� � > ��# � c ��! ��# 8 >�- �
}` �� � > ��# Z�- � r�- �
8 7�# W z �� ��- �
e�
�� � B ] 8 ��- �
e�
�� � B �N 9x ��- � ��- i
8 }` �� � B �- �
}` �� .� B �" 8 1�" 8 E�" 8 3�- � S�- [ m�- � ��- � ��- � ��- � ��- i
FB$ �A $h z �� ��- �
�� �) � � 8�! �� �- � 4�- Z
}` �� ��# G�- �
}` �� ��# W b�- �
> }` �� .� y�- �
}` �� �L ��# �� �4" c ��# W ǣ > �0" � � .� �� ��- �
B }` �� ' �� ��- �
}` �� ��- �
}` �� ��# �� �� �� ��- �
B }` �� �-
}` �� ��# 8 F�-
}` �� �� �� n�- ��- �
}` �� 5D$ a� �! Q�# ox ��-
}` �� M� � 7�# W z �� � c B )D$ 8 ��-
}` �� 5� a� ��-
z �� 7�# W �-
z �� �M �� 3�-
}` �� z �� 7�# W � c U�-
7�# W |�-
}` �� z "� ��-
}` �� ܃ M� 7�# W z �� � c 1�# c ��- ��- Z
z ��
� c �-
}` �� z �� 7�# W =�-
� W Q�# ox c�-
}` �� z �� ~e 8 ��- !
z �� ��- # ��- �- y %�- �
}` �� ��# X 8�- ( P�- y
8 }` �� � e�- +
e�
�� !D$ �� �- - ��- i
}` �� ��! �� ��- 0
}` �� �] `� �� � �� i� � W e( B ��- 2
}` �� �] `� e( B �- 4
e�
�� 1�- 6 N�- 6
� W z W w�- 9
}` �� � GD$ .� ��- ;
� ��- = ��- a� ��- a�
}` �� ��# 8 �- A
}` �� 6\ � 1�- C
}` �� �� 8 Z�- E
}` �� � B y�- G ��- G
}` �� }�# �� � B � ��# � ��# B ��- J
}` �� ��# 8 ��- L ��- �
}` �� N]" 2� ��- O
}` �� � GD$ .� �- Q
H-
W e�
�� -�- S
}` �� .� J�- U
}` �� �7 �k h�- W
�M$ "� |�- Y ��- Y
�% �� ��- \
�% �� ��- ^
�% �� �" �7 � �- ��- ` ��- `
�� �� Ķ W �- c
8 �% �� �" " A " A 1�- e
8 �% �� �" � " A " A GQ N�- g l�- i
" � � aW $" 8 ��- j
�� �� �A g� ��- l
�� �� \! ��- n ��- n
�� �� V �- q
�� �� �A g� �=! g� �- s ?�- n ^�- �
�� �� �A g� ��- w
�� ��
� �P! &" nL! ͂ ��! ��! ��! JJ! .� /Q! 8 � � ��- y
}` �� �) �P!
� � � �- {
�� �� �- }
}` �� � I$ &" �-
}` �� &" )�- �
�� �� �A g� O�- � s�- �
�" .� ��- �
@ ��
� Y� � ��- �
ɠ , W>" $>" � �- �
4 �� 3B! , <>" F>" o O>" o �- �
�" .� �- �
I� �� 4 �� 2�- �
�" .� T�- �
I� �� 4 �� t�- �
4>" L� ��- �
4 �� �A 2� ��- �
8 �" .� �- �
4 �� �A 2� ��- �
4 �� �� �- �
�� I� �� 4 �� E�- � h�- �
I� �� �A ��- �
RL! �� ��- �
�] h �- �
RL! �� �- �
}` �� ,�- �
o� RL! �� a�- �
I� �� ��- �
o� I� �� ��- �
RL! �� n� �� �- � ��- �
8 I� �� �- �
8 I� �� �A 2� �=! g� ?�- �
RL! �� �> b�- �
}` �� *" ��- �
4 �� I� �� r 8 ��- �
I� �� �- �
8 4 �� [N �- �
I� �� [N C�- � e�- �
I� �� [N �" ��- �
I� �� [N �[" �[" ��- � �- � �- �
I� �� �[" �� [N /�- � ^�- � ��- �
8 }` �� � � 6 ͂ ��- �
}` �� P� ͂ ?" 8 K" � �- � �- i �- y
}` �� : B � " A " A g A ;�- � Z�- i
}` �� � � 6 w�- � ��- �� ��- i �- y �- y
}` �� � �� � � .�- � P�- Z i�- �
� �� � Ϫ � :� ��- �
�4" J� {� N� :� ��- � ��- i
�� }` �� 6 �- �
}` �� EI! �- � �- y
}` �� :" 8 3�- �
}` �� V 8 \�- �
}` �� *" ~�- � ��- i �- i
}` �� ?�" 8 �- � . y B . i e . i � . i
}` �� ! � u ! � {�! � � . � � . y . y +. y V.
8 }` �� ף � �. �. � �. y
% �� � �7 �e �. . w
�u e� _ . 0. b�
6 �u \! �u G.
6 �u _.
LI$
� t.
L<" Ķ A � �C �. �. {
}` �� X<" �. �. -�
}` �� � d<" l<" �.
5 � � � Y �. . �
B }` �� �] B U B *.
}` �� �] B U B � B D.
}` �� � �� ��! �� ^. !
}` �� �M Kx � e�
�� � � o. #
}` �� � �3 � ��! �� � � � �. %
}` �� � � ��! �� � �. '
:� � �r" � �. ) �. %
}` �� � �� �0" �� �. ,
}` �� � �� �0" �� . .
e�
�� ". 0
�� �� >. 2
u e�
�� P. 4
e�
�� �N 9x �& 8 o. 6 . � �. 6
e�
�� � � � �. :
e�
�� 0� W ǣ > �0" � c �. <
B }` �� � B �. >
e�
�� �0" � �. @
e�
��
. B ". B @. i
8 e�
�� O. F
e�
�� mG f. H
W e�
�� u. J �. 6
}` �� Q '� � � �� > �� � �. M �. | �. �
3�! �� 6 �� � �. Q
�X $� � W Q '� �. S
�! i� . U
B e�
�� . W
e�
�� �� 8 �% �� �/" �� E� �� 5. Y
e�
�� �� 8 �/" �� D. [
e�
�� � Z. ]
�0" �� � h. _
6 e�
�� �# � �. a
�� e�
�� �. c �. 0
e�
�� ��! 8 �. f
e�
�� Pq W �0" �. h
e�
�� �0" �. j
8 �0" . l
e�
�� W ~e 8 . n
}` �� k( hx %� �� W ~e 8 3. p L. 6
e�
�� \. s l. 2 �. ��
0� }` �� �. w
�! 0� �. y
�! 0� ' +� � >� �. {
B �! 0� �� *� �" �. }
B �! 0� � .
�! 0� �� *� �" o� B '. �
�! 0� � o� B E. �
}` �� �! B �)" B �� 6� �� (" � LI! �� ��
�� _. � t. �
�� 4 �� �. �
4 �� �. �
�� 4 �� r� 8 �. �
4 �� �. �
0� 4 �� �A 2�
. � , . � H . � e . � � . �
4 �� � . � � . � � . �
. � 4
. �
8 4 �� M
. � n
. �
g� I� �� �
. � �
. � �
. � �
. �
4 �� �% D� o� . �
4 �� �% D� � . . � L . �
4 �� + �� h . � � . � � . � � . �
�
S� � �( � B k( hx �N ox �/" 8 � 8 �/" B � . �
}` �� :�" 8 Z�" 8 � \� � . �
|� }` �� ' � �W � . �
}` �� �; |� Y B # . �
}` �� �; |� Y B �! � U . �
}` �� �; |� ' � �S s� z . �
}` �� �; |� Y B �S s� �" � �� B � . � � . i � . i
}` �� NT �� �" � � . �
. � 5
. i
�
S� pk F
. �
�
S� b
. � |
. �
�
S� W , �
. �
8 �� �� �3" 8 4" � 4" � Q �
4" � �A 2� �
. �
�z W e�
�� �
. � �
. S
�& [� g e�
�� �� !� . �
}` �� & � �:" � . � =. S
� [� � � M. �
�& [� g. �
� [� � &� }. �
� [� �. �
� [� � \� �. �
}` �� aW �:" �. � �. � �. � �. �
. S &. S ;. �
�% �� �r 0� �N 9x L. � a. �
�N 9x w. � �. �
�� 3�! �� 6 B �. �
�% �� -� q3 �
�r � �. �
9x �% �� �r 0� �? �. �
�% �� -� �
� �. � �. S
e �� �. �
# e �� gK # . � 6. �
e �� }` �� J. �
e �� � ^. �
8 �s" A s. �
�% �� V� A �. �
�% �� �.
�% �� �� �.
)� �s" A �.
�% �� �r 0� �. . -�
�# � � W ).
A. -� `.
. V� �. -� �. V� �. � . V� 7. -� V. V� o. V� �. -� �. � �. � �. -� . � %. �
@ P X Ϫ / � > pk � B. a. -� ~. � �. � �. -� �. V� �. � . V� B. c. ~.
@ P X Ϫ � > pk � �. ( �. �. ( .
# P X C. � . - <. -� X. t. -� �. -� �. V� �. i �. -� . V� 2. � V. V� y. � �. -� �. � �. �. -�
�# � }` �� . > -. � I. �
�# � }` �� `. B . - �. -� �. �. -� �. ( . $. ( C. i \. z. ( �. �. �. ( �. ( . a� !. V�
}` �� �
S� ;. T T. m. -� �. � �. � �. V� �. -� �. V� . � D. V� g. �. -� �. �
}` �� g� �� �. b �.
}` �� { Z� �� �. e . 6. -� ^. V� �. � �. V� �.
5� a� �# � �. m �. -� . � 5 . N . ��
}` �� � y� f . s � . t
> }` �� pk = Ϫ W � > � 8 � . v
8 ݵ � � . x � . i
}` �� �t& M � . {
�X $� . } ' . } ? . �j ] . i { . � � . a� � . a� � . �
9x }` �� �
S� � \� . � 3 . � R . � h . � ~ . T � . i � . ��
9x }` �� � . � � . i
. � & . ��
}` �� J . � c .
}` �� � \� ��! �� � . � � . � � . y � . y � . y
}` �� 3 . �
}` �� 3 ( . �
}` �� 3 F . �
}` �� 3 h . �
}` �� 3 �! � . �
}` �� 3 �! � . �
}` �� 3 �! � . �
}` �� 3 �! � . �
}` �� B !. � !. i 5!. T
}` �� ��! 4� R!. �
}` �� ' � <� T� m!. � �!. y �!. i �!. i �!. i
}` �� � ". �
� }` �� ' � '". � E". i
8 }` �� �! � [". � u". i �". y �". i �". i �". i
�X W �! � \! � #. �
�X W �! � \! � 5#. � \#. i u#. i �#. i
}` �� �! � �#. �
8 }` �� ��! �� �#. � �#. �j
H� �� $. �
}` �� pk = Ϫ W � > � 8 2$. � J$. i d$. y |$. i �$. � �$. i �$. y
}` �� U %. �
}` �� U � %. � <%. �� V%. 0 s%. }
}` �� %� H �O � �%. �
��! �� �%. � �%. 0 �%. i
�X $� ��! 8 &. �
B }` �� U B �! B &. � 0&. y
}` �� \! � V&. � q&. �
}` �� \! � �&. � �&. � �&. y �&. y '. y ,'. }
8 �X $� H'. � d'. � ~'. � �'. �
9x }` �� ��! 9x �'. � �'. � �'. �
e� _ \! 8 (. � )(. �
B }` �� 2� B 3 B n� / ��! B x� B C(.
}` �� �� ^(.
}` �� �� z t(.
}` �� U B � B �! B �(.
B }` �� U B �! B '� B �(.
}` �� U B � B �! B '� B �(.
��! �(.
8 I� �� [� �(.
�� #� ,% '� �� b4" � h4" ). ). } 0). � F). i d). i
}` �� ��" � �Q �� v�" � � 8 �). �). i �). � �). i
}` �� � A �y
�).
}` �� � A *.
}` �� ��" � ��" � A*. ! j*. i �*. i �*. i �*. i �*. i +. i =+. i \+. i ~+. i �+. i �+. i �+. � ,. i
}` �� �" �� ��" ? K�" � ��" 8 ,. 0
}` �� q3 � � ;,. 2
}` �� �� X,. 4
�� �� �� #� �7 3� z4" B
x B �% A� |,. 6
8 �� �� �A 2� �=! g� �,. 8
q} A� �% A� �,. :
8 �" .� r4" 8 �,. < -. 6 -.
�X $� 4" �� 4" )� �� f� ;-. @
�X $� #� 4" � 4" � Q �
4" � �A 2� [-. B
j:! � qk � ~-. D �-. a� �-. i
�X $� �-. H .. i
qk � f[ n �� %.. K
B }` �� �0" >.. M _.. i }.. �.. �
#� �X $� ��
'� 4" )� �.. R
4" �� j:! �x .� 4" )4" 64" �.. T
4" �� �.. V
}` �� �t& �� ; , > /. X
�X $� \! 7� ?/. Z
\! 7� V/. \
�� � �L) � � W s/. ^
�� � # #� .x � Ϫ � & �/. `
�� � �L) � � W �/. b
}` �� V5 �/. d �/. �
� T� �! 0. g
� T� �! �L) 10. i O0. �
�X $� \! 7� q0. l �0. \
\! 7� �X $� � T� kK) �� qK) 8 �0. o
\! 7� }�! m� �0. q �0. �
h� �� \! 7� �0. t
� 4 �� 1. v
4 �� \! � �% D� � c C1. x
4 �� L) � �% D� � k1. z �1. � �1. � �1. � �1. �
2. �
� T� Ȯ! \� �{& �K) �� (2. �
� T� Ȯ! \� �� �g R� �{& A2. � a2. � �2. � �2. �
�� �� u+) � � �� �2. � �2. }
�� �� \! K� �2. � 3. }
K� �� �� 73. �
�� �� V3. �
� �� �� , _ s3. � �3. }
�M) �� �3. �
�� �� \! 7� �3. � �3. } 4. 8
� T� j:! � �#! B /4. � C4. �
8 �P' K� �K) [� �K) [� `4. � �4. }
�� �� �) �4. �
�� �� �) 8 �4. � �4. � �4. a�
�� �� �) =! _ 5. �
8 �K) 85. �
8 �M) �� R5. �
B �% W � B p5. �
�% W � B o� B �5. � �5. �
�K) �� �K) �K) & �5. � �5. �
�� \! 7� �� �� �5. � 6. � *6. i J6. � ]6. � p6. Z �6. � �6. a� �6. i �6. Z
� T� Ȯ! \� �{& �6. � �6. i
Ȯ! \� 7. � :7. �
}` �� � P� � �� M7. � c7. i
W }` �� 6O) � ��
� AO) W v7. � �7. � �7. � �7. �
}` �� #�$ D� ��
W �7. � 8. y
8 q� [� 8. �
8 �g R� Ȯ! \� 48. � P8. � o8. i �8. � �8. � �8. �
}` >� �} g � c p( c �8. �
}` �� �} g � c p( c 9. � 99. �
�} g � c Z c +y \9. �
j:! � \! 7� �/( 8 y9. �
j:! � \! 7� �9. �
j:! � \! 7� �9. �
j:! � \! � �9. �
� j:! � :. �
j:! � /:. �
a' !� �c' � %9' � F9' � d' � O:. �
}` �� \! !� ��( ~:. �
}` �� ^4" �� �x �� � �� d�& j 5" L� =c' V� � �:. �
}` �� ^4" �� �x �� � �� �0" 2^ 5" L� d�& U� =c' V� � �3" 8 �:. �
8 j:! � �x B ˀ
;. �
j:! � �� �� � /;. �
.� C. )� S;. �
}` �� �N! �} g s;. �
j:! � �J) � �;. �
\! � NK) K� �;. �
j:! � N� � �;.
j:! � zI � <.
� T� j:! � � �L) � #<.
8 �x B 8<. X<. �
a' � .c' � t<.
�% I� �{& 6\ � �J) � �<.
�% I� �{& 6\ � �J) �<.
8 q� [� ] 8 �<.
8 � T� �<.
q� [� =. .=. N=. �
Ȯ! \� i=. �=. � �=. �=.
}` �� � P�
� \! �� �=. �=.
}` �� � P� ' \! �� >. ?>. [>. � s>.
�g R� �>. % �>. � �>. �>. ?. H
� T� �! ?. + ??.
�� � g?. .
j:! � �J) � � �?. 0
4 �� j� �� �?. 2
�� � a' � .c' � �?. 4
}` �� a' � �?. 6
�P' R� �?. 8
4 �� � �� @. : 1@. �
� T� �`) �{& B R@. =
I� �� �P' K� � ) � n@. ?
�`) �� � �� �@. A
N Kx |� Mx �@. C
�M Kx wT � �@. E
� |� Mx �� � �@. G �@. �
A. �
|� Mx � � �� � A. K 5A. �
8 }` �� e�
�� JA. N
��! M ��! �� kA. P �A. i �A. �
B }` �� !�! �� h� B '�! B �A. T �A. i �A. i B. i B. i 0B. i UB. �
}` �� �# � oB. \
}` �� 4I% �� ��! �� �B. ^
}` �� ͂ �� �B. `
}` �� ֙ �� �B. b
}` �� �$ 8 C. d
}` �� ' �� Ϫ / � � ;C. f XC. i
}` �� �) 8 wC. i �C. i �C. i �C. i
}` �� �) 8 2� �C. n �C. i D. � "D. �
}` �� ' �� x� B <D. s
}` �� �> �� YD. u |D. �
}` �� �� � �D. x
}` �� ' �� .�$ �� �D. z
}` �� ' �� .�$ �� �D. |
}` �� ' �� .�$ �� E. ~
}` �� .�$ �� -E. �
}` �� \! �� KE. �
}` �� .�$ �� nE. �
}` �� m�$ � �E. �
}` �� ' �� \� � )� � �E. �
}` �� u� W �E. �
}` �� o� � �E. �
}` �� m�$ � F. �
}` �� �z � 0F. � MF. �
}` �� : jF. �
}` �� )�$ �� �F. �
}` �� `� 8 �F. � �F. i �F. i
�� }` �� �F. �
@ }` �� �H% W � > G. �
@ }` �� ��
� Ϫ / 4G. �
}` �� �� � %I% �� �k& �� RG. �
}` �� Ϫ / mG. �
}` �� u# �� �G. �
}` �� : } �G. � �G. �
}` �� o� z �G. � H. � H. i
}` �� g � _ /H. �
}` �� o� � RH. � oH. �
� }` �� �H% o �W! o �H. � �H. �
�� }` �� Y B �H. � �H. �
}` �� \! �
I. � &I. � HI. i eI. i �I. y �I. i �I. i �I. i J. i J. � 6J. �
}` �� ' B ֙ � � B WJ. �
}` �� ^M 8 uJ. �
�� }` �� z?& �� �J. �
? �J. �
%� l�! �J. �
}` �� ' �� Ϫ / �J. �
}` �� ]
�� K. �
}` �� ��$ X� � W � � K. �
}` �� c� B 6K. � LK. y
}` �� � B oK. � �K. � �K. i
}` �� , B �K. �
}` �� �� B �K. �
}` �� �&& B L. �
}` �� B 8L. �
}` �� �A B QL. �
}` �� �z B qL. � �L. � �L. � �L. i
}` �� ͂ B �L. � M. �
}` �� o� B =M. �
}` �� ͂ B TM. �
}` �� �� �� zM. �
}` �� �$ �n& �M. � �M. �
}` �� ֙ � � B �M. �
}` �� \! �� �M. �
}` �� �! B ܙ
8 2� N. �
}` �� Ϫ � > &N. �
}` �� �k& >N. �
}` �� o� 8 ^N. ~N. �
}` �� ' �� \� B )� B �N.
}` �� !�$ W �N.
}` �� V� B �N.
}` �� � 8 �N.
O. �
}` �� ' �� � 8 6O.
VO. a�
}` �� �7 q� ��$ vO. �O. i
}` �� �O.
�X $� ��
'� �O.
�X $� ��
'� �O. �O. H P. H /P. 9�
8 Gt" �� ]� �� �/" �� � > @P.
Gt" �� Kt" y� aP.
Gt" �� ]� �� }P. �P.
Gt" �� �� �� �/" �� ]� �� �P. #
�4" J� ̸" ظ" � u� �P. % �P. % �P. Q. �
I� �� %Q. * MQ. �
e�
�� �� �� nQ. - �Q. -� �Q. -� �Q. Z
�
S� �Q. 2
�
S� �Q. 4 R. 4 )R. � ER. �
�
S� aR. 9
}` �� � 8 R. ;
�
S� sk �R. =
�
S� >� P� F� �R. ? �R. � �R. i
�
S� P ox � \� S. C
�
S� � � gK B %S. E
8 P 9x ?S. G ]S. �� sS. � �S. =
P 9x �S. L �S. �
8 �
S� �S. O
P 9x �S. Q T. Z 'T. �
�
S� �? B V� >T. U bT. 9
# �
S� �." B gK # zT. X
Q X 3�! �� �T. Z
e�
�� d B k( hx P ox �� 8 �T. \
��! q� �! r� }` �� `! ^ �T. ��
P X 6 � �T. a �T. � U. s U. i :U. �� MU. �� oU. �� �U. �� �U. �� �U. � �U. i �U. � V.
}` �� � � �# � ;V. o LV. � hV. i yV. �
}` �� � � �# � " W �V. t �V. i �V. � �V. i �V. �
}` �� � � W. z 'W. S ?W. � PW. � iW. S �W. S
�� f� ��
'� �W. �
}` �� � d� e6" ' �� k( hx �� �� �0" �W. �
�/" f� �W. �
�� f� ER v �W. �
�� f� ��
'� �W. � X. S
Kx �/" f� #X. �
f� �X $� �M Kx ;X. �
Q6" SX. � fX. S X. S
}` �� B �X. � �X. S �X. �� �X. y �X. y
�� I� �� Y. � 'Y. �
�� I� �� MY. � iY. � �Y. � �Y. � �Y. �� �Y. �� �Y. �� Z. �� (Z. � ?Z. �� RZ. i kZ. �� �Z. �� �Z. �� �Z. �� �Z. �� �Z. �� [. �� ,[. �� D[. �� [[. �� r[. �� �[. �� �[. �� �[. �� �[. �� �[. �� �[. �� \. �� /\. �� H\. �� e\. �� �\. �� �\. �� �\. �� �\. �� �\. �� ]. ��
@ �
S� ']. � G]. �� m]. ��
�� �� �]. �
�� �� W Y �]. � �]. �� �]. �� �]. ��
y� }` �� ^. �
}` �� �" ^. �
}` �� � 5� X <^. � [^. �
}` �� � }^. � �^. � �^. �
}` �� 0`! B �^. �
}` �� '� �^. � _. �
}` �� �) 8 ��" 8 '_. � >_. � T_. � j_. a� �_. 4 �_. 4
@ �X � g � Ϫ / �_. � `. �� 2`. � [`. �� |`. �� �`. i �`. �
8 }` �� �
S� �`. � �`. �
8 }` �� '� (a. �
8 }` �� �� #� � Aa. �
8 }` �� '� �� #� � `a. �
}` �� Y �) 8 �a. �
}` �� '� �a. � �a. 4
}` �� ��" '� �a. � �a. �
}` �� �� #� � �a. �
}` �� �� #� �
b. )b. �
}` �� R� '� @b. Wb. i kb. i
x� o ��" ��" �b.
}` �� � �� �b.
}` �� �� W � �� �b. �b. a� c. 4 1c. 4
}` �� ޥ" W � G� Qc.
}` �� �� �� kc. �c. i �c. � �c. � �c. � �c. i d. i
}` �� ��! � ! � d. :d. i
}` �� �
]d. td. �
}` �� .� �d. ! �d. 9
@ �X � g � Ϫ , > �d. $ �d. �� e. �� 6e. � Le. i
e�
�� be. *
}` �� � �� ve. , �e. i
8 }` �� ��
�� g �� � V� �e. /
}` �� g �� � �e. 1
}` �� � B Ѹ B � B �e. 3
}` �� �� � � B ��" 8 2� B �e. 5
}` �� ��! B ը B �# B x� B ~�" B f. 7
}` �� � �� ��" �� ?f. 9
}` �� h�" %� s�" A Xf. ;
e�
�� �> g c c uf. = �f. � �f. � �f. y �f. �
e�
�� �f. C
g. i #g. � Fg. � Zg. i sg. i
}` �� _�" �g. J �g. ,
}` �� ��" W ��" B g �g. M
}` �� y� �) 8 �g. O �g. � h. i *h. , Dh. � Wh. i
}` �� � �� $ ph. V
}` �� /� �h. X
}` �� e�
�� �h. Z �h. �h. �h. �h. �
8 ]� �� i. `
}` �� ��! %i. b 9i. Si. #
e _� fi. f }i. w �i. w �i. i
8 FB$ �A n � $h �i. k �i. k
�H �A t @ ��
8 W � � �M$ �� �i. n
8 � �C j. p
e�
�� g 3j. r Gj. 6
}` �� � l� �� p� ]j. u oj. �� �j. �� �j. �� �j. �� �j. �� �j. �� k. �� ,k. �� Fk. �� `k. �� }k. �� �k. �� �k. �� �k. �� �k. �� l. �� %l. �� Bl. �� dl. �� �l. �� �l. �� �l. �� �l. �� m. �� m. �� <m. �� Sm. �� pm. �� �m. �� �m. �� �m. �� �m. �� �m. �� n. �� 3n. ��
�� �X $� b�
� � Qn. �
�A �� cn. � vn. �
6� �� � g � � �n. �
�4" W �n. � �n. � �n. �
�� }` �� 6�
� �n. �
�4" J� �n. �
�4" J� �n. �
6� �� � g � o. �
�" �� "o. � Co. �
�4" W ͂ eo. �
�4" W � zo. �
F� ^� P 9x �o. �
}` �� 5� a� � �� H� F� ^� �o. � �o. � �o. i �o. i
�
S� �� �� ^� � \� P ox �o. �
}` �� ��
�� � �� �o. �
��
�� �� � p. �
}` �� ��
�� 4p. �
}` �� ��
�� Fp. �
}` �� ��
�� h� �� 8 Zp. �
}` �� ��
�� np. �
}` �� ��
�� �� ?^ ��" �p. � �p. � �p. i �p. S �p. �
B }` �� U B �p. �
}` �� U B q. �
}` �� U q. �
B }` �� U 1q. �
}` �� U B � B Iq. �
}` �� U B � ]q. �
}` �� U � sq. �
}` �� U � B �q. � �q. �q. (
��! � �q. � �q. � �q. � r. i
}` �� )� ��
� P� 'r. �
}` �� ��
9r. �
}` �� � �� ��" Sr. � gr. � ~r. �
8 }` �� P� ' �r. � �r. � �r. �
}` �� P� ' �r. � �r. � �r. a� s. a� )s. a�
W� ^ W Cs. � Vs. i fs. �� vs. � �s. � �s. �� �s. � �s. �+ �s. w �s. y
}` �� 5� a� �r 0� W �� � �� t.
}` �� �r 0� W � > �� H� � �� t.
}` �� � \� +t. @t. G bt. � xt. L �t. Q
� \� �t.
iG$ 9� �t. �t.
9x �H" 9� `G$ 0� �t.
9x �H" 9� u.
� \� �E \� u.
� \� �� �� hb" �� I �� 2u.
�� /� Ku.
9x � \� mu.
� \� �
S� �N ox u.
5� iG$ 9� �u.
�
S� gK # �u. " �u. 9 �u. � v. a�
��! � � y� v. ' ;v. �
}` �� *�" 0`! �� Zv. * vv. �v. i
}` �� U �� , �v. . �v. i �v. 4 �v. 4 w. i w. i 1w. i Ew. � gw. i
B }` �� U B '� B �w. 8
}` �� U B � B '� B �w. : �w. 9�
�� W �w. = �w. H
.� �x ˀ x. @
}` �� ? �> f x. B
}` �� �> � B f 0x. D
}` �� � B 3 B x� B Fx. F
}` �� 5� a� e�
�� ��! j� �" � B \x. H
��! �� � �� rx. J
��! �� �x. L �x. L
}` �� �� `� ' �� ��! �� �� � �x. O �x. � �x. i y. i y. i 7y. i
}` �� g�" FC n Sy. V
}` �� g�" ޥ" W |y. X �y. V �y. i
}` �� g�" �y. \ �y. V� z. �
}` �� ' �� ��! �� ��" ?� 0z. `
}` �� ��! �� Kz. b
}` �� �� `� ' �� �� � ��" ?� ez. d �z. �
8 � �� �z. g �z. �� �z. �� {. �� '{. �� J{. �� j{. �� �{. ��
}` �� �� ��# �� �# � �{. p
}` �� �# ��# �� յ � �{. r
}` �� �# ?�! Y �� �� =� �� �{. t
}` �� �� 5� a� �{. v
}` �� �� �� �{. x
�� �� |. z
�
S� F� <|. |
}` �� 5� a� �� �� T|. ~ q|. x
}` �� �� �|. � �|. i �|. �
}` �� ��! �|. �
B }` �� m �� �|. � '}. i
}` �� #� 7}. �
}` �� �
S� Q}. �
}` �� G^ �� � �� m}. �
}` �� U B � B x� B �}. �
}` �� ��! B ը B �# B x� B �}. �
}` �� �# �}. �
}` �� յ �}. � �}. T ~. �
}` �� ?�! ��! ��! յ � ~. �
}` �� �
S� � ��! 8 ;~. � Y~. i k~. � {~. i
}` �� ��! ��! B ��! ?^ B \�! 8 �~. � �~. i �~. y
�� �� �~. �
}` �� �
S� [N �� � �? �~. � . i
}` �� U B � B >. �
}` �� �" N. �
}` �� �" b. �
}` �� � B x. �
}` �� �" � �. �
}` �� �" � �. �
}` �� � B o� �. � �. : �. i
��
'� �X $� nz q� �. �
Q '� �X $� �� B \6" c �. �
e�
�� �� 8 �/" �� �/" �� !�. �
� �� 2�. � M�. ��
}` �� j�. � ��. ��. i ��. � р. i
I� �� �=! g� �. �
=n& � Jn& )� ��. � �. i
b A�. �
�� T�. �
�N 9x �d" :x f�. �
k( hx �� {�. �
y e� _ \! U ��. � ��. u ǁ. �v . b� �. b� ��. b� �. u &�. J� 6�. V� F�. 0� ]�. �� n�. V� ��. V� ��. i
}` �� e" � � "e" z .e" z 7e" z Ee" z Oe" z ��. �
}` �� Ze" JJ! ^e" ie" ��! o ��! o ς. � �. � �. � (�. �
Ze" o o ue" }e" @�. � X�. � u�. i ��. i
}` �� {I% � ��. �
}` �� � � x� B u# � Ń. � �. �� �. � �. 8�. � M�. � b�. i w�. i� ��. �� ��. �� ��. �� ̄. �� �. �� ��. �� �. �� +�. �� H�. �� ]�. �� x�. �� ��. �� ��. � ��. i ��. ׅ. � �. i �. #
8 �
2� �. <�. y
@ Q X � � y 0� / pk = , > Y�. q�. �� ��. ��. i
е y� Æ.
}` �� �/ �� � #� � � � ؆.
}` �� ��" ��. %�. � =�. (
@ �X � � � �� O� Ϫ / � W V�.
}` �� ' *� p�.
}` �� R� |� � ��" 8 ��. "
}` �� R� J� , o ��. $
}` �� �� `� �" � � W ��. &
}` �� �� �� ҇. ( �.
}` �� q3 �. +
8 }` �� g -�. - G�. � b�. � }�. a�
v� }` �� � �� ��. 2 ��. � ƈ. ( �. �. -�. ( M�.
�S >� e�. :
= �S >� ��. <
}` �� PK 8 ��. > É. a� �. a�
�S >� 7 |� :� � ��. B �. B 0�. { H�. y n�. {
B �S >� ��. H ��. B ��. { ݊. {
�� � ��. M
�� � �. O
}` �� ��" x� �� � ��" ?� 3�. Q
A� �� � ��" � T�. S
}` �� � O� n�. U
}` �� ƥ" W Х" B ��. W
�� � ��" � , ��. Y Nj. Y �. Y
}` �� L �w �. ]
}` �� � �� �) 8 *�. _ D�. _ f�. 2 z�. i ��. i ��. y
P� }` �� ��. f
8 }` �� O�" o Ҍ. h
�� B 3�" / �. j �. y
�� }` �� �] `� � B +�. m D�. � ^�. y u�. i ��. i
8 }` �� !�" C� q3 B +�" n ��. s
8 }` �� !�" C� q3 B �" � č. u
}` �� �� C� � B
�" 7� �" B q3 B �� B #� n �. w
}` �� �� C� � B q3 B �. y
}` �� � P� 4�. {
}` �� � �� S�. }
}` �� � M� t�. ��. �
�� v� � �� ��. � �. a� �. } 4�. �
8 }` �� �] U�. � m�. y ��. y
}` �� �] ��. � ��. i Џ. i
}` �� ' *� �. �
}` �� ' *� � X �. �
}` �� R� |� �� � )�. � B�. y
�z W d�. �
}` �� � B ��. � ��. i
}` �� �] `� �� � �� i� � W e( B ��. �
}` �� 1�! א. � �. �
}` �� � n � n ��" x� �. � -�. �
}` �� � x� Q�. �
}` �� � x� �� � ��" ?� O�" o�. �
}` �� � x� ' *� ��. � ��. i
}` �� h�" 8 ֑. �
}` �� A�" �� �. �
}` �� ��
�. �
}` �� �] `� %�. � B�. � `�. i u�. �
}` �� ��" n ��. �
8 � P� u�" B ��. � ƒ. �
}` �� `�" P� �. �
}` �� �] `� ��. �
}` �� �d 8 �. �
}` �� + 8 6�. � I�. � g�. �
@ P X � � � Ϫ / � = , > z�. � ��. } ��. �� ӓ. �� �. �� �. } �. �� =�. ��
}` �� �� `� [�. � q�. y ��. y ��. y
@ Ϫ , > x� � ��. � Ȕ. y �. � ��. i �. Z 7�. � T�. �
8 }` �� ]� �� o�. �
}` �� � ��. �
�� ' �� ��# / ��. � . � �. � �. i
��# �� Ϫ / �C > �. � /�. y H�. i Z�. 0 u�. 0 ��. e . e �. e
�
S� ~7" �. � /�. 4
�
S� ��! B ը B �# B x� B B�. � m�. 4
�
S� F� ^� ~�. � ��. 4 ��. 4 ��. 4 ۗ. 4 ��. 4
}` �� �
S� � >� P� F� α � � �. � "�. 9
�
S� , B 7�. �
' G� N�. �
� �� �
S� b�.
� �� �
S� ~�. ��. �
� �� �
S� ��. Ø.
� �� �
S� � ' �� ܘ.
� �� �
S� �� ��.
� �� �
S� �� �. )�. B�. O
8 �
S� � �N 9x Z�. t�. 9 ��. 4
�
S� W � ��.
�[" /� �# � ��.
�� �� �N 9x ՙ.
}` �� �[" /� �.
}` �� �[" /� � �[" � �.
�[" /� �� �� � �. ,�. S
}` �� �) 8 ?�. !
�
S� � \�. #
�
S� �" � x�. %
�� �
S� ��. '
S� }` �� �
S� ��. )
}` �� q3 �) 8 ך. + �. � �. � ,�. L�. f�. i
}` �� � �� ~�. 2
}` �� �
B ��. 4 ��. � �. i �. � %�. (
}` �� M� � �
\ H�. : [�. �
}` �� M� m�. = �. i
}` �� 5� a� ��! j� ��. @
}` �� 3�! �� ��. B ��. �� М.
}` �� � u� �. F �. �� �. �� J�. �� e�. �� �. �� ��. �� ��. �� ŝ. �� ܝ. �� �. ��
�. �� #�. �� :�. �� R�. �� i�. �� ��. �� ��. �� ��. �� מ. �� �. �� �. �� �. ��
� y� ,% '� B�. ^
@ Ϫ / �! B U�. ` l�. �
8 }` �� Ķ � ?<" ��. c
}` �� � �! f� '� ��. e
}` �� � o� �! f� '� ��. g ͟. y �. � �. � �. 4 8�. 4
�
S� ' �� N�. n l�. �
Y ��. q
Y ��. s ��. 4 Π. �j �. ^�
� u�
u� �. x
�� u� �. z
� [� ,�. |
�� u� P 9x E C�. ~ U�. Z f�. z
9x �� u� w�. � ��. �
�� u� k( hx ��. �
u� " u� ��. �
9x �� u� �
S� ��. �
�� u� � \� ֡. �
}` �� �� u� k( hx �A �� W �. �
�� u� ~e 8 ��. �
� [� �� B w) �. � .�. � I�. � c�. = ��. L ��. a�
e�
�� � Ϫ W �C � ��. � ֢. �
e�
�� �. �
Ǧ �� � �� �/" ��
�. �
Ǧ �� � �� "�. � =�. �
8 e�
�� �/" �� W�. �
e�
�� k( hx �N ox w�. �
}` �� �� " �� � �/" 8 k( hx P ox ��. � ��. �
}` �� ' B £. �
}` �� N� ڣ. �
�
S� d B �> � B k( hx �N ox � 8 �� 8 ��. � �. �
}` �� �� �� �. � .�. i
e�
�� �/" >�. �
Ǧ �� z �� T�. �
e�
�� z �� �/" �� � �
S� �/" 8 � c g c n�. � ��. -� ��. � ��. i Τ. 2 �. i ��. i
8 � �� t z x� n �. �
�� e�
�� m� B =�. �
� �� n �C R�. �
e�
�� � � n �� s�. �
8 � �� n �C ��. �
� � �� ��. �
�� �� '� c ˥. �
8 � �� �. � ��. �
� �� z �� �. �
Ǧ �� � �� �% �� 0�. �
}` �� � �� z �� G�. �
� �� � � _�. �
e�
�� g B |�. � ��. � ��. � ɦ. ަ. ( �. i �. �
�� }` �� r`! �. �
8 �; 8� �r" � �r" � ;�. � T�. i
}` �� [a -� /�
W i�. �
}` �� �! �r" / �C ��. �
}` �� �! ��. �
0`! �� ��. �
�; 5� ѧ. � �. �
�. � *�. � D�. � _�. � z�. � ��. �
� � ��. �
}` �� � � ` � �w ƨ. � ۨ. �� �. � �. i
�� � q� \� @�" B �� B $�. �
}` �� ޥ" W A�. �
}` �� /�" � 8�" I� ]�.
}` �� '�" gb c �C u�.
}` �� � �� � W ��. ��.
}` �� q� �R B �� B I B @� B �" � �" 8 ˩.
}` �� q� z� B �� B �.
}` �� �� � '�" �. �. �
}` �� �] `� e( B ;�. U�. �
}` �� ޥ" W � �� p�. ��. ��. i
}` �� + �N g ��.
g� �� ܪ.
��# �� �. �. E�. d�. ��. ��.
��# �� � W ��# ��. !
}` �� 5� a� e�
�� ��! �� �" ٫. # �. Z �. �
}` �� � B ��! �� /�. '
�% >� e�
�� � O�. )
}` �� Y� � ��# o a�. +
�% >� -� @� z�. -
�% >� ��. / ��. / ��. �
}` �� Q '� Ϭ. 3
�
S� �� B �N ox �. 5
�
S� �� B �a 8 �N ox �. 7 �. a� 9�. i T�. i f�. 4 ��. 4
�& [� � \� F� ^� ��. > ��. "
�
S� e�
�� �a 8 �N ox ɭ. A ݭ. i �. i �. i �.
� [� F� ^� �� *� � �" B .�. G B�. � Y�. 3 q�. 7
F� �
��. L ��. a� ®. i Ԯ. 4
�
S� g �? �. Q
�
S� � \� F� ^� B �. S !�. 4
� [� � \� F� ^� 9�. V R�. V n�. " ��. 9 ��. i ��. i
}` �� � Ư. ]
� [� �� B ]u � ٯ. _ �. " �. 9
�
S� ��# ^� �N ox .�. c F�. " e�. 9 ��. c
}` �� { ��. h ��. " Ӱ. 9
Z� �� �. l �. L $�. a�
8 }` �� ' R� ��# B A�. p \�. � z�. * ��. ��. i ű. h ױ. 4 �. 4 �. i !�. h
}` �� { >�. { U�. h h�. h {�. h ��. � ��. i
� F� ^� ��# B =� 8 в. � �. "
}` �� �" � ��" � �" �. � &�. �
}` �� �x" K�! B @�. � Y�. i
}` �� _x" z� t�. � ��. � ��. i ݳ. � ��. � �. �
8 }` �� 0`! B 0�. � O�. y
8 }` �� �! f� � 8 nx" z n�. �
p� }` �� ��. � ��. � ´. � �. � ��. y �. � *�. �
8 }` �� �] `� @�. � c�. i ��. y ��. i õ. �
}` �� z 8 . � ��. �
}` �� Rx" 8 $�. � B�. i
}` �� �] `� �� � i�. � ��. � ��. � ¶. i
}` �� � � ,� '� ض. �
}` �� xx" � x" B 1� � �x" B �. � �. a� 8�. i O�. i l�. ��. �
�� �� \! 7� ��. � ��. � ݷ. � ��. } �. �
8 �� �� ;�" � E�" � �3" 8 0�. � Q�. � e�. � y�. ��. �
j:! � N� 7� ��. � ̸. �. � ��. �.
:�. � N�. � b�. � v�. '�
}` �� �N 9x ��. �
}` �� �d" B �d" B g
�d" ��. �
�� }` �� 5� a� e�
�� ��. �
$ b� 5� a� e�
�� ι. �
}` �� 5� a� ~P � �. �
}` �� ��! �� �. �
�� b� �. �
�� 5� a� e�
�� '�. � 9�. �
}` �� ��! �� �" � K�. �
e�
�� Ǎ 8 c�. �
� 5� a� g {�. �
}` �� ��! �� ~P � � ��. �
e�
�� �/" �� Ǎ 8 ��. � ��. � ͺ. � �. �
5� a� (6" 9) ��. �
}` �� ��! �� ~P �. �
}` �� ��! �� 5 8 &�. � :�. 6 U�. �
}` �� 5� a� �N ox q�. �
� t� �N ox ��. �
: p� ��. �
� t� �� u� ��. �
� t� e" p� ;L g , ] B ʻ. �
8 e�
�� . � �.
�
S� � \� �d" 8 �.
}` �� 5� a� � B j� B �.
}` �� 5� a� .�.
5� a� � �� C�.
�� }` �� �� X�.
�� 5� a� v�.
8 }` �� �� � � g & �d" 8 ��.
}` �� 5� a� (6" 9) ��.
}` �� 5� a� .� A ��.
}` �� 5� a� μ. �. S
8 5� a� e�
�� ��. �. �
I � [ L" /�.
� I � t G C�. Z�. n�.
5� a� �� �� \O ��. ��. ��. � ʽ. �
ł! �� g �. % �.
8 �
S� � \� �. (
�7 t� � b� ,�. * A�. � R�. �
}` �� 5� a� e" p� �� 8 d�. .
}` �� 5� a� �> �� 8 e" �� .� A w�. 0
8 }` �� �� �� ��. 2
� b� ��. 4
}` �� �7 t� ��. 6 ̾. �.
}` �� �� �� ��. :
}` �� �> �. < *�. 2
�7 t� V� p� �> ;L g , ] B ?�. ?
�7 t� t z " Z�. A
�! �� p�. C
8 5� a� ��. E
� t� , ��. G ��. � ǿ. � �. � ��. �
}` �� 5� a� ��
�. M
5� a� !�. O
}` �� 5� a� �N ox 9�. Q T�. �
}` �� �� g + B Ѹ i�. T
}` �� 5� a� �� 8 ��. V
}` �� 5� a� �� 8 UV 8 �d" 8 �! 8 �� u� t G � �d" ]� �� ł! � �N ox ��. X
$ b� ]� �� ��. Z �. Z
}` �� 5� a� (6" 9) #� � �z W �. ]
}` �� e�
�� ~P � � ��. _
# 5� a� gK # �. a
}` �� Ѹ +�. c
}` �� Ѹ F�. e
5� a� �
S� � \� �N ox `�. g
�
S� �� �� �N ox q�. i
5� a� �
S� � \� 6 �� �N ox ��. k
8 }` �� 6 ]� ��. m ��. � �. �
}` �� Ѹ � �. q ��. �
8 5� a� Ѹ
�. t
c� �� '�. v @�. v Z�. i u�. v ��. v ��. � ��. i ��. ��
}` �� ]� �� � �6 �X � �� � � �� ��. �. B 8�. S�. i�.
Gt" �� }�. � ��. �
�X � �� � � � ��. � ��. i ��. ��. #
e k� t
�. �
e k� t � ,�. �
e k� J�. � d�. � ~�. �
}` �� � ��. � ��. �
�� �� � �� c� � ��. �
յ �� � �� q3 ��. �
յ �� �� �A ��. �
}` �� a�" k�" y�" �� �. �
}` �� 3�! �� ��
'� �. �
յ �� .� 6�. � P�. �
յ �� k�. �
}` �� �r �� ��. �
@ �� �� Ϫ / ��. � ��. �
յ �� ��. � �. �
յ �� .� \! �. � :�. � M�. & n�. i ��. �
}` �� ��! �� �� � �" � d � �. � ��. �
}` �� ��! �� ��. � ��. �
}` �� g ��. � �. t� /�. � X�. � z�. ��. i ��. i
}` �� е y� ��" ��. � ��. i ��. a� �. �
8 }` �� ��" �� @�. �
}` �� V� V�. � m�. Y� ��. �� ��. �� ��. �� ��. �� ��. �� �. ��
}` �� е y� ,�. �
е y� }` �� K�. �
8 P 9x � � g�. � }�. G ��. L ��. L ��. Q
db" �� �t! �k ��. �
F�, � �% I� 2� B L�, W 3�, X =�, Y �. �
��& �� �. � $�. �
��& �� * s�& i� 1�. �
��( �� i�* 7� F�. �
Z
! x� �) m� q� [� V 8 o�. �
}` �� l� w� ��. �
Ȯ! \� l� w� q� [�
�& � ��. �
��
� ��. � ��. �
�" �. �
@ }` �� �� #� Ϫ W �� > 1�. � M�. (
յ �� �� �� @� A n�. �
յ �� �A � �� ��. � ��. i ��. �
}` �� �] g� 2� ��. �
B }` �� �] g� x� B �. � &�. �
@ }` �� Ϫ W �� > I�.
@ }` �� Ϫ W �� > �� g�.
}` �� -� α 3�! �� � o �" �� ��.
}` �� *�" B �
S� ��.
յ �� �A �� � ��. ��. i
}` �� �
S� �" �. *�. i
y�$ P� �) 8 2� =�. Y�. @ r�. B ��. D ��. H ��. F
y�$ P� �z � ��. �. '�. L @�. N
y�$ P� Ϫ / Y�. y�. R ��. T ��. V ��. V ��. F �. Z �. \ -�. F F�. _ ^�. V ��. F ��. l ��. F ��. q ��. F �. v
y�$ P� �z B �. , 7�. , R�. z
y�$ P�
$ % � ��$ q�. 0
y�$ P� ֙ � ��. 2 ��. V ��. F ��. �
�% �� e& 1^ q& �M |& � ��. 7
� �% �� \! m� q� �� j:! � d.- �.- T-- �.- �
�.- �� !�. 9
8 �% �� �) m� �" o 7�. ; I�. � d�. � �. � ��. � ��. � ��. � ��. �. �
}` �� � B �. E 4�. � O�. h�. � ��. E ��. �
� �% �� �w / t z ̔ ��. L
B �% �� �3 mG � ��. N
B �% �� � mG � . � " ��. P ��. ^ �. ^
B �% �� $ �" B � B �. T
�% �� mG � ^ 1�. V =�. V I�. V V�. V h�. V v�. V ��. V ��. V ��. V ��. V ��. V ��. V ��. V ��. V ��. V ��. V �. V �. V �. V 1�. V C�. V R�. V e�. V u�. V ��. V ��. V ��. V ��. V ��. V ��. V ��. V ��. V �. V �. V '�. V
�% �� ^ � mG � � B . B 3�. z
�% �� �z �� @�. |
�% �� �& B K" � ^�. ~
�% �� : �� �. �
�% �� : �� � � ��. �
�% �� ��$ �M ^& � ��. �
�% �� �& B K" �� ��. �
�% �� �& B K" l� �. � =�. ~
�% �� �
& a�. �
�% �� ��! ��! �
& � �
& � ��. �
�% �� ��$ �M ^& � ��. �
�% �� �& B �& v� ��. �
�% �� �& B �& � ?" 8 ��. �
�% �� �& B �& � �. �
B �% �� D�. �
8 �% �� �& �M �& � f�. � ��. �
�% �� : �� ��. �
�% ��
& & A #& A /& ��. �
�% �� 9& A ��. �
�% �� �
& � B� ��. �
�% ��
& (! B E& � B� �. �
�% ��
& (! B E& � B� � 3�. �
�% �� #�% � �% � W�. �
�% ��
& �& �& N� r�. �
�% �� �& : � ��. � ��. �
8 �% �� ��. �
8 �% ��
& �& ��. �
�% �� � � � � X& � (�. �
�" O�! �� : � <�. �
�% �� ��$ B �> X�. �
�% �� ��$ B ��$ B r�. �
O�! �� : � ��. � ��. �� ��. �
x; q� [� ��. �
8 �% �� � �� �O � �. �
@ ů" �� Ϫ / )�. �
� �O |� 8�. �
� �O |� Z�& � V�. �
A � |� � B � B q�. �
8 Ķ |� ��. �
8 � � z O �
! k� ��. �
� �O |� N�) �� ��. �
8 � z O �
! k� ��. �
|� z O �
! k� ��. �
#� �O |� ��. �
�O � �|' �
� �O |� 6 $� �) 8 �. �
� �O |� �!! $� [N � 3�. �
� �O |� 4�) >�) ,Y( X�. �
� �O |� N�) � �) 8 y�. �
� �O |� X�) � ��. �
(� �O |� { ��. �
� �O |� <�) (� � � ��. �
�O |� �. �
� �O |� (" (� ]�) B � � (�. �
� �O |� <�) (� � � C�. �
� �O |� � � l�. �
� �O |� <�) (� � � ��. �
� �O |� � ` ��. �
� �O |� 4�) B � � ��. �
� �O |� 6 (� � � ��. �
� �O |� 6 (� � � �. �
� �O |� ��) A �. � :�. �
� �O |� ��) � X�. �
� �O |� g � �" B F�) � t�. �
� �O |� <�) (� �" B n�) � ��.
B �O |� g � ��.
� �O |� � � ��.
8 �O |� ��.
8 �O |� 6 4� �.
� �O |� " W .�.
� �O |� N�) � K�.
� �O |� N�) �� k�.
� �O |� N�) �� ��. ��.
�O |� \! 8 ��.
� �O |� X�) � ��.
Ķ |� \! B �.
Ķ |� \! 8 0�.
\! m�
a' � ?�* � P�.
8 Ҝ- � ' �� c�.
8 o� B� �x � �I" � ��) � ��) � v�.
Z
! x� ؋- q� [� ̋- �) m� �v' �v' o ��. !
��
y�- B K" { ��. #
S( � ��$ � �- ��. %
8 ��) � �|- Q ��. '
cc' � a' � �. )
S( � ��$ � �. +
� ( t
�
:�. -
�- �- � X�& 8 \�. /
g �� �- �- : �- � X�& 8 y�. 1
8 �% I� C�) � I�) � #� � �w' O�) � ��. 3
Z
! x� ��. 5
��& � ��& � �
! w� ��. 7
� ^ � ��) � ��. 9 ��. 9
� ^� �- h� �- ��. <
� o� �- ��. >
� l� � � � �. @
��)
��
� �. B
B � �� U B �. D
� �� U B � B )�. F 7�. D E�. F T�. D b�. F
8 2&* - �� . q�. L
g� � V� � ��. N
a' � �B � a�- � ��. P
B ��) �� ��) �� ��. R
'7- p \ - �
��, ��' C ��' C ��' C �9- C �9- C ]:- C ;:- C ��. T
C�) � I�) � � � �. V
V6- C r6- p �6- C �6- p �6- C 7- C �J � ��' 8 �R! � �( � E!- � $�. X
� t B�. Z
M� 0( >�, o 5@- o @- o K@- o t�. \
\ - �
��, M[- o ^[- o �:- C �:- C ��. ^
8 �u- � �u- V �u- �u- g�
� �u- � ��. `
i�- 8 w�- ��- վ � ' KJ B� z � ��- � ��- � ��. b
a' � ��. d
�
) �� �!! m� �. f
;:- C ]:- C \ - �
��, D�. h
B� ��
} J�- � �5 g ��- B f�. j
x; ( � p }�. l
(� � . ��. n
(� �--
�
��. p
� �2' � ��. r
� ( � s ��. t �.
B 2&* - �M' &� 2�. w
\ - �
� w a=- o U�. y x�. d
�g R� �� � �� � ��. |
B ��) �� �) � �V B [�( B �) B �) B ��. ~
8 �M' 2 �&* 1 �&* 3 ��. �
�u- e ��. � �. �
\ - �
��, M[- o ^[- o �9- C �9- C �y- C �y- C �:- o ;- o �y- C $�. �
#� � G�. �
�) �) 1 �) 2 ��& � bX( � ��) i�. �
8 �) m� ��. �
8 �g h� 7a' �� ��. � ��. � ��. � ��. -� D� �
P �h" �. �
8 }` �� � > �. �
��) �� ��) �� �V B o�& � ,�. �
��) �� �V B o�& � E�. � `�. �
8
a' � s�. � ��. � ��. � ��. � ��. �
8 � � �# W �# � ��. � �. � 5�. �
8 Z
! � q� [� R�. �
Z
! x� �) m� s�- u�. �
�� Z
! x� >�- ؋- hJ) v' ��. �
+z- C Bz- C Zz- � wz- � ѓ' �7- p >7- p ]7- p �6- p ��. �
� � �# W $ W $ W ��. �
�% �� \! �� ��. �
�% �� ��$ B !(! ?� ?" 8 �% 8 �. �
�% �� �% 9� �. �
�% �� �% B :^ � B �� B >�. �
B o� B S�. �
B ' B �� B i�. �
�% �� �� �� *� �� y�. �
�% �� ��. � ��. � ��. � ��. � ��. � ��. � �. � ;�. � Z�. � {�. �
�% �� ��$ B ܰ% ?� ��. �
�% �� : 8� ��. � ��. � ��. � �. �
�% �� Y� � )�. �
�% �� Y� � !�% B <�. �
�% �� : 7� ^�. �
�% �� ��% B �� B z�. � ��. � ��. � ��. � ��. � ��. �
�% �� �% W ��. � ��. �
�% �� ' B �. � "�. �
8 �X �� ��# ?^ 6$ � )8$ � 5�. �
�X �� ��# ?^ M�. � d�. � v�. 5
Z
! � ��& � ��. �
Z
! x� �) m� ��. � ��. � ��. �
8 6 %� ��) � \�) �
6 %� ��) �
8 q' � G' s ~' B ��, 8 �. �
8 ^�* j� }�, � ��, 8 3�. � [�. �
�% I� �' � U > }�. �
�% I� �7 f� U K ��. �
�% I� �7 f� U = ��. �
�% I� �' U > ��. �
8 ^�* j� }�, � ��. !
8 �% I� ^�* j� }�, � ��, 8 *�. !
Z
! � � � 9' � Q�. !
P �$ $ �� , 1� l�. !
8 Z
! x�
�- m� q� [� y�. !
8 Z
! x� �- m� ��. !
8 Z
! x�
�- m� q� [� ̋- ؋- ��.
!
Z
! x� ̋- ؋- q� [� hJ) �+) �� ��. !
Z
! x� q� [� hJ) �+) �� �) m� ,�. !
Z
! x� ̋- ؋- q� [� hJ) �+) �� �) m� K�. ! d�. !
P �h" ��- � ֙ � ��. !
ߜ- B� �- � ��. !
\! 7� }�! m� �! R� c6 � e �� �Q) � ��. !
\! 7� }�! m� c6 � ��. ! ��. !
8 �7* ^ �� Z Q' � �' � �. !
� �g R� ��* � !�. !!
� �g R� F�. #!
4 \� g�. %!
8 �g R� Ի* �� ~�. '!
� � � #� ��. )! ��. '!
Z
! x� �) m� ��. ,!
}` �� H�" ��. .!
? 3 ت B ��. 0!
]� 4 �� lL) 8 L) �. 2!
�! ]� -�. 4!
t�- � ��- ��, M�. 6!
�x 4& � ǣ B k�. 8!
�x � U ǣ B ��. :!
^4" �� ��. <!
8 q' � <' � ~' B ��. >!
8 o� B� �x � �� � ��. @!
� �� ��. B!
��! � ��. D! �. a�
" � ] #�. G!
l� �u Ӫ � H�. I!
��" B �7$ �� � �� X�. K!
٧( � 3�- q�. M!
8 �u- � ��. O!
8 �u- � ��. Q!
8 �u- � ��. S!
8 �u- � ��. U!
8 �u- � ��. W!
� �g R� � B � A � B �. Y!
� �g R� �� �A .�. [!
� �g R� � B � :^ � B H�. ]!
"� � �O p� ]�. _!
�� �% I� 2� ��* a!
}` �� z �� @D$ �� t�. c!
q� �! �� �� 8 ��. e!
db" �� l $ �� ��# �� ��. g!
8 Z
! x� N�( B ��. i!
m� Z
! x� �- m� ��. k!
� �� ޝ ��
6$ � ��. m!
w- M �� p
U�) �
%w- :w- �
��. o!
w- N �� �
M� O �. q!
$� }` �� � e�" / s�" / 9�. s!
�� � J J�. u!
db" �� G^ �� ��# �� �5$ +� ��# X �4$ X Y�. w! l�. w!
� g � B ��. z!
[� 4 �� �K) 2� �K) & �K) �� L) ��. |!
[� 4 �� �K) 2� �K) & �K) �� ��. ~!
� �� $ B g$ A p$ A #$ c ��. �!
� �� $ B '� A p$ A #$ c ��. �!
T$ �� 4$ A $4$ o ,4$ c ��. �!
z �� �$ z ,% �$ �. �!
� �� $ � $ � /6" � X$ c (�. �!
�o X � �� nz �� E�. �!
� �� B$ �� L$ �� ,% �$ R�. �!
� �� nz �� #$ c /$ b�. �! s�. �!
T$ �� B$ �� L$ �� ؾ! �� ��. �! ��. } ��. -� ��. � ��. � �. �� �. H
y�$ P� I$ |� \� � )� � D�. �!
y�$ P� Kq c i�. �! ��. L ��. R �. F �. _ �. �
y�$ P� I$ |� Ϫ / *�. �! J�. l e�. V ��. � ��. � ��. �
}` �� ��
�� ��. �! �. � �. � �. i ��. �. � �. -�.
I�. � X�. � i�. � w�. � ��. � ��. � ��. � ��. �
� � �) 8 [� B ��) ��. �!
� � �) 8 �. �! �. �! �. �! �. � 4�. �
� L�. �!
8 �� N ˄ k� i�. �! ��. �!
�� . �S � ±) r ��. �!
8 6 %� ��) � �. �! �. �!
8 6 $� ͱ) A I�. �! t�. �!
6 � ��. �! �. �!
B � �� �F' 8 �. �! �. �!
7� +� L�. �! x�. �!
. ��. �! �. �! �. �! �. �!
� �� P� �A � 5�. �!
�� P� I�. �!
�� W�. �!
� �� P� �A � C
� h�. �!
� �� P� C
� u�. �!
� � ��. �!
� ( G� �A � ��. �!
( G� ��. �!
G� � }� 6 � � B �* � �. �!
P� � }� � B x� B � � �. �!
G� � }� 6 � � B �. �!
( � �. �!
�� � �. �!
� � +�. �!
W� � H�. �!
� ( G� ]�. �!
B (
n�. �!
� ( G� ��. �!
� ( G� ��. "
� (
��. "
� (
��. "
� (
�. "
� (
�t* � �. "
R (
��. "
� (
o� � �.
"
� ( G� $�. " 6�. �! D�. �!
� }� mG i U�. "
}� �
! k� w
! u� �% I� l�. "
G� � }� � B x� B ��. " ��. "
mG � �. "
� � }� 6 � � B �. " �. " �. "
� ( G� �2( s !�. "
� (
o� B 5�. "" H�. "
mG i \�. %"
� ( G� o�. '"
�* � �% I� 6 � � B ��. )"
Wm* � ��. +" ��. +" �. +" �. +" ��. +" �. +" 0�. +" J�. +" e�. +" �. +"
8 Wm* � �
! k� w
! u� ��. 6" ��. %" �. '"
�* � �% I� 6 � � B �. :"
� mG � �A � �. <"
mG � / >"
� ( � �A � / @"
V5 � 6 � � B �% I� 2 / B"
V5 � H / D"
� mG n o� � ] / F"
8 mG � �A � s / H"
� mG n o� B � / J" � / %" � / '"
�* � �% I� 6 � � B � / N"
� � � / P" � / P"
�M �
/ S" &/ P" B/ P" ^/ P" z/ P" �/ P" �/ P" �/ P"
8 �M � �
! k� w
! u� �/ \"
D� W�
/ ^" / ^"
8 N ) �� � D� +/ a"
N ) �� � - ?/ c"
N ) �� �� : [/ e"
�� �� : u/ g" �/ g" �/ g" �/ g" �/ g" / g" &/ g" C/ g" a/ g" / g" �/ g" �/ g" �/ g" �/ g" / g" 0/ g" M/ g" j/ g"
N ) 9 �/ z"
8 N ) �� � - �/ |"
8 N ) �� � - �) 8 �/ ~"
8 N ) �� � D� �) 8 �/ �"
N ) �� � - �) 8 �/ �"
D� N ) �� ��
B �" B / �"
� W� G� �� � "/ �"
� � G� �� � ;/ �"
8 S � 57 X P/ �"
W S � �" B b/ �"
B S � v/ �"
S � �/ �"
� S � �/ �"
8 S � �% I� p( B o�) B �/ �"
� �% I� p( B o�) B �/ �"
S � �/ �" �/ �" �/ �"
8 S � r. X B / �"
� �% I� � B � W o�) B $/ �"
8 S � �" B ?/ �"
8 S � p( B Z/ �"
S � r. X �" B m/ �"
�X �� � �� �/ �"
�R) � �/ �" �/ �"
8 Z
! x� q� [� 1e* "� �/ �"
8 Z
! x� � 8 q� [� �R) [� G� \� �/ �"
Z
! x� O?" 8 ��- �/ �" #/ Z
B ��& � M�( �� 8/ �" Y/ �
� �% I� �w' x� ,y' �� }/ �"
8 6
� ��) � Y�) �"
/ ��& ]� �/ �"
� Z
! x� �) m� �/ �"
� Z
! x� �7 �/ �"
Z
! x� ̋- ؋- q� [� hJ) \! m� �/ �"
8 Z
! x� Ի* �/ �" �/ �"
[� q� �� / �"
x� Ի* / �"
� $/ �"
� 9/ �"
� Z
! � I/ �"
A� Z
! x� �� ��- k� _/ �"
[� l� w� w/ �"
�� �/ �" �/ 5
Z
! �/ �"
L�) � �/ �" �/ 5 �/ 5 / 5
8 �q ^� / �"
8 Z
! x� 6 / �"
Z
! x� �) m� �) 8 P / �"
Z
! � �"( 8 q / �"
� ! ~� � / �"
8 � ! ~� , �t � � / �"
8 � ! ~� C. � Qe' � � / �"
8 � ! ~� , �t � Qe' � � / �"
~� Z
! x� ��& ^�
/ �"
�
!
/ �"
Z
! x� �3( B �' B ��' B 0
/ �"
Z
! � K
/ �" i
/ �"
Z
! x� �3( B �' B ��' B ��- B �- B �X' 8 �
/ �"
Z
! x� \! m� q� [� ̋- ؋- �
/ �" �
/ �"
8 � ! ~� �
/ �"
8 Z
! � � �
/ �"
Z
! x�
a' � + / �"
� ! ~� ܙ I T / #
8 � ! ~� �- 8 y / #
8 � ! ~� ] 8 � / # � / �" � / �"
� ! ~� �� _� � / # / �"
8 � ! ~� Gv' . / # M / �"
8 Z
! x� C�- 8 �) m� m / # � / �"
� ! ~� � h� � / #
Z
! x� �3( B � / # � / #
/ �"
� ! 1 g � ~b'
/ #
8 � ! ~� Qe' � �t � ?
/ # Y
/ �" y
/ �"
Z
! x� �) 8 �
/ #
Z
! x� ؋- q� [� ̋- �) m� �
/ #
�g R� �
/ !#
0 �g R� ��* 8 �
/ ##
�g R� ��* 8 �
/ %#
8 �g R� / '#
8 �g R� ��* 8 ;/ )#
�g R� ��* 8 �& 8 Q/ +#
8 w � �v( B ��* B �* B i�* � ��& � M�( �� n � p/ -#
8 w � i�* � �r � w�* B ��& � M�( �� ! � �/ /#
w � i�* � �/ 1#
w � ��& � �/ 3#
Z
! � �r � �/ 5#
��& � �( B � M�( �� �/ 7#
8 Z
! � �* :^ �* :^ i�* � / 9#
�) 8 +/ ;# Y/ ��
�� B �/ >#
B ��& � �A) B W! B �! 8 �/ @#
B ��& � W! � �! G �/ B#
8 Z
! x� j5 � �Z( � �Z( � �/ D#
8 Z
! x� � � / F#
8 Z
! x� � �� � A �6 // H# G/ # b/ �" / 5
Z
! x� �) m� �� � ��& �/ M#
Z
! x� ��- �/ O#
^ B� �/ Q# �/ Q#
B� ^ B� �/ T# / T#
B� ^� h�
/ W#
B� �-
d�) G�) T�) $/ Y#
B� o� G�) T�) 9/ [# M/ T#
B� l� B� � B� Z/ ^# g/ T#
^ B� v/ a# �/ T# �/ T# �/ T# �/ Q# �/ Q# �/ Q# �/ Q#
� �w � �/ j# �/ j#
� � / m#
� � / o#
Z
! x� P� �� =�) �� "/ q#
Z
! � �� � // s#
Z
! x� G/ u#
�) �� c/ w#
8 Z
! � �g h� �- o �/ y#
Z
! � ��- �� �- � �/ {#
8 �g h� ��- o �/ }#
R� Z
! x� �{& B �/ #
�� Z
! x� �/ �#
�) �� �/ �#
[� Z
! x� { / �#
Z
! x� ./ �# E/ 5 V/ 5
Z
! x� Ի* j/ �#
Z
! x� D� |/ �#
8 Z
! x� D� �) 8 �/ �#
D� Z
! x� ��
B �" B �/ �# �/ �" �/ �"
8 Z
! x� �[ > �/ �#
8 Z
! x� � \� �x �� ձ* �� / �#
8 �K) [� q� [� 5/ �# T/ �#
8 ��- [� �K) [� k/ �#
w� �g R� �� :^ �C �� �� �/ �#
�� �� 6\ � �J) � �/ �#
B �g h� �' �� �/ �#
B Z
! � �- �/ �#
8 �g R� ��* �� �/ �# / %
8 �g R� f�* � i�* B -/ �#
� �g R� f�* � N/ �#
8 �g R� �� h/ �#
8 �g R� ' �� w/ �#
�g h� �/ �#
8 �g h� �/ �#
�g R� ��* �/ �#
8 Z
! x� �� �� , / �#
8 �g h� X�* � / �# 9/ % Z/ %
V� �g h� v/ �#
� �g R� �E �� �/ �#
�g R� Ϸ 8 �/ �#
8 �g R� յ& � ��* � ��( � ��( ^ ��( �/ �#
�g R� ��* 8 �/ �# !/ �#
�g R� �) 8 4/ �#
�g h� N/ �#
8 �g R� ��* � v�* � j/ �#
�� �g h� �/ �# �/ '#
�� �g h� �/ �#
8 �g h� \! H� �/ �#
8 �g h� \! c �/ �#
�� �g h� / �# / �#
8 �g R� ��* �� ��* � ��* 8 ��* � =/ �# W/ '# r/ �#
8 �g R� g �� �/ �# �/ �# �/ %
�g R� l� w� �/ �#
B �g h� �* � �/ �# / '#
8 �g h� )�* �� 7/ �#
8 �g R� ��* 8 �' B ' B S/ �#
Z
! x� ��* �� �g R� t/ �#
Z
! x� f�* � �g R� �/ �#
Z
! x� f�* � s�* ) �g R� ��* 8 �/ �#
8 �g R� n�* �o ] 8 {�* 8 c�* ^ �/ �# �/ �#
8 �g R� q� �� k�&
$�& E� / �# */ �#
8
a' � D/ �# ^/ '# s/ 5 �/ 5
Z
! x� q� [� �) 8 �/ �#
/ �! ^� �/ �#
�% I� a' � �/ $
a' � / $
a' � ��* 8 !/ $
}�! m� a' � G/ $
5 a' � ^/ $ r/ $ �/ $ �/ 5 �/ 5 �/ �"
8 Z
! x� �{& B 6\ � �/ $
Z
! � ��- B / $
Z
! � �{& B >( < / $
8 Z
! x� �{& B 6\ � �J R� f / $
� Z
! � �{& B �=( �=( A � / $
C g �� �g R� І- E � / $
Z
! x� ~�
� / $
8 Z
! � \! m� ��) � 0�) �
) 8 � / $
� |v' � Z� � / $
8 Z
! � + / !$ Q / s# i / 5
�- � t' s / %$
� Z
! x� P� �� ��* B L B � / '$ � / ;#
Z
! � ��- R� ��* 8 � / *$
8 �) 8 �
! }� � / ,$
8 Z
! x� �i( � / .$
Z
! x� �� _� / 0$
8 Z
! x� �) 8 ! / 2$
8 Z
! x� �? 8 9 / 4$
Z
! x� �* p� T / 6$
Z
! x� ��* t� � l / 8$
w� Ի* � / :$
l� w� � / <$ � / <$
Z
! � \�- � � / ?$
Z
! � �J R� � / A$
8 Z
! � U�) [� 8v' �( \! m� � / C$
8 Z
! � q� [� ( �( \! m� / E$
8 Z
! � U�) [� F - � \! m� 3 / G$
� Z
! � \! m� U�) [� :w- [� N / I$
8 Z
! � q� [� a' � \! m� j / K$
� Z
! � \! m� q� [� } / M$
Z
! x� \! m� � / O$
�� m� "�- m� � / Q$
Z
! x� �� m� � / S$ � / Q$
m� Z
! x� �7 � / V$
m� "�- m� � / X$
m� Z
! x� / Z$
� Z
! � \! m� �}- � ! / \$
[� Z
! � \! m� :w- [� ? / ^$
\! m� ^ / `$
[� \! �� q� �� p / b$
� \! ��
a' � � / d$
[� \! �� 6 � / f$
�� \! m� q� �� � / h$
� \! �� q� �� � / j$
8 Z
! � \! �� !/ l$ !/ `$
Z
! � \! m� F - � .!/ o$
Z
! � \! m� U�) [� M!/ q$
Z
! � \! m� m!/ s$
8 Z
! � U�) [� \! m� �- 8 �!/ u$
8 Z
! � q� [� \! m� �!/ w$ �!/ G$
� Z
! � \! m� U�) [� "/ z$
8 Z
! � \! m� $"/ |$ O"/ K$ e"/ M$ |"/ `$
/ + � �"/ �$
� Z
! x� \! m� q� [� �"/ �$
8 Z
! x� q� [� �* x� �"/ �$
8 Z
! x� q� [� Y � �"/ �$ �"/
q� [� ��- ��- x�- 8 ��- 8 #/ �$
q� [� ��- x�- 8 6#/ �$ g#/ �$
8 Z
! x� q� [� F�- U �) 8 Q�- 8 Y e( 8 �#/ �$
8 q� [� Ԕ- w� �#/ �$ �#/
8 Z
! x� q� [� �#/ �$
8 Z
! x� q� [� kz' B �#/ �$
q� [� ɔ- $/ �$
8 Z
! x� q� [� Y �, � ��, � ��, � C$/ �$
8 Z
! x� q� [� �' � U$/ �$
q� [� x�- 8 x$/ �$ �$/ �$
� q� [� �$/ �$
8 q� �� S' � *S' � 0�, � ;�, � �$/ �$
�� q� [� %/ �$
B q� �� )%/ �$
8 q� [� ��- ��- x�- 8 F%/ �$
Z
! � q� �� r%/ �$ �%/ �$
8 q� [� �X r� �%/ �$
8 q� [� a� �%/ �$ �%/ �%/ �$ &/
8 q� �� ��* :^ ��* !&/ �$ 7&/ �$ W&/ �$
q� [� � � u&/ �$
Z
! x� q� [� � T �&/ �$
8 Z
! x� q� [� � 6 �&/ �$
8 Z
! x� q� �� �&/ �$
Z
! x� �� � a� �7 a� �&/ �$
8 Z
! x� �{& B C. � '/ �$
8 Z
! x� C. � '/ �$
�� 4_) � )'/ �$
>� �� ='/ �$ V'/ �$ n'/ ,! ~'/ 5
8 Z
! x� ̋- ؋- q� [� hJ) �'/ �$
Z
! x� �) m�
a' � �'/ �$
8 Z
! � l� - A�( x� �'/ �$
� Z
! x� � m� ��) 8 �'/ �$
� Z
! x� a' � (/ �$
� Z
! x� q� [� (/ �$
� Z
! x� q} ��- �) m� ��) 8 0(/ �$
8 �% � C. � Qe' � I(/ �$
8 �% � , C. � Qe' � f(/ �$
8 �% � �I$ c� �z � � � Qe' � �(/ �$ �(/ �" �(/ 5 �(/
�� �% I� �
��+
��+
�(/ �$
,y' �� E( ��, �(/ �$ �(/ �$ )/ �$ )/ �$
,y' �� }�, ��, o *)/ �$
,y' �� B)/ �$
,y' �� � ! B M)/ �$ a)/ �$
,y' �� � 8 v)/ �$ �)/ �$ �)/ �$ �)/ �$ �)/ �$
,y' �� E( ��* 8 �)/ �$
,y' �� � ! B � � � � �)/ �$ */ �$
,y' �� � � ! �* */ �$
,y' �� �7 � 3*/ %
,y' �� � � ! B J*/ %
,y' �� � ! B � � � � c*/ %
,y' �� �o( � ! ��) ~*/ % �*/ �$ �*/ �$
,y' �� � ! �*/
%
,y' �� 2� �*/ %
,y' �� ��, �*/ %
,y' �� ��, +/ % 0+/
% J+/ %
,y' �� ��, ��, � _+/ %
,y' �� ��, ��, � y+/ % �+/ �$ �+/ �$ �+/ �$ �+/ �$ �+/ %
,y' �� �
� �+/ % ,/ �$ 5,/ %
,y' �� t[( &" � ��, 8 K,/ !%
,y' �� ��, �) 8 `,/ #% �,/ �$ �,/ �$ �,/ �$ �,/ �$ �,/ �$ �,/ �$ -/ �$ "-/ % 8-/ % P-/ % j-/ % �-/ �$ �-/ �$ �-/ % �-/ %
,y' �� d�& B ��, B �-/ 4% �-/ �$ ./ %
,y' �� o� 8 0./ 8% N./ 4%
,y' �� ��, B f./ ;% �./ �$ �./ �$
,y' �� t' B ��, B �./ ?%
,y' �� 2� �) 8 �./ A% �./ �$
,y' �� �* �) 8 // D% 7// % M// % e// !%
,y' �� t[( �) 8 z// I% �// % �// % �// �$ �// �$ 0/ �$ 0/ �$
,y' �� �* (0/ Q% D0/ % `0/ 4%
,y' �� � ! �* z0/ U% �0/ % �0/ 4% �0/ �$
,y' �� � ! B >�* � ��, � �0/ Z% �0/ �$ 1/ �$ !1/ �$
,y' �� �7 � 81/ _% K1/ �$ c1/ %
,y' �� 2� B |1/ c% �1/ !%
,y' �� � ! B >�* � �z � �1/ f%
,y' �� '�* B �1/ h% �1/ �$ �1/ �$
� Z
! x� � m� x�* [� 2/ l%
� �% I� Ķ |� 6 %� � " O' 8 02/ n%
A� N�( Z
! x� K2/ p%
Z� 2� g2/ r%
8 Z
! x� �!! �O |� ~;( �2/ t%
M� |v' � Z� � q� [� �2/ v% �2/ 5
;� �% I� �2/ y%
8 ) |� �% I� �$ B � � ?�) � �W �
3/ {%
�� �% I� ��* 8� "3/ }% =3/ ,!
�� �� 5� W3/ �% p3/ ,!
a' � a' � ��* 8 �3/ �%
8 N�( Z
! x� Z� L �3/ �%
Z� L �3/ �%
M� �}& &� �% I� �3/ �%
8 Z
! x� �) m� ��) 8 �3/ �% 4/ �"
� a' � ? K� .4/ �%
� ȳ* �� � m� Z� � ��* � D4/ �% \4/ l%
�� 6� �! B ! B � * B � * B u4/ �% �4/ �"
�
a' � �) m� Z
! x� �4/ �%
8 M E� V� �4/ �%
z� .X* � �% I� 2� B <X* B � � x� � V � KX* 8 �4/ �% 5/ d
�% I� ��& � 5/ �%
8 &" , �% I� Ķ |� 6 %� � " %* $ \� # /5/ �% H5/ n%
8 &" � c5/ �%
+j � �% I� �5/ �%
*� �% I� �5/ �%
+j � �5/ �%
+j *� �5/ �%
+j *� �7 .� �5/ �%
8 +j *� 2� � 6/ �% 36/ �% R6/ �%
+j *� Є- B �6/ �%
8 M E� �7 �� �6/ �%
A� N�( Z
! x� �
! w� �6/ �% �6/ r% 7/ d
�g R� 7a' �� g �� +7/ �% F7/ d \7/ �#
�g R� U�* 8 y7/ �% �7/ % �7/ �% �7/ ,! �7/ d 8/ t%
�g R� 7a' �� g �� O' %� �' �� %8/ �%
�g R� 7a' �� O' %� [� B B8/ �%
Z
! x� ��( @�* P� a8/ �% �8/ d �8/ �%
Z
! x� \! m� c� ��( @�* P� �8/ �%
�g R� 7a' �� g �� O' %� ��& ]� [� B �8/ �%
}�# � 9/ �%
�) �� �v' 9/ �% 49/ v%
�� 6� � * B e9/ �%
8 M E� Y �, � ��, � ��, � }9/ �%
=� �� �9/ �%
B �) �� �9/ �%
B � � � ) %� �M' &� �9/ �%
B &" , �M' &� � ) %� �9/ �% :/ 5 :/ y%
8 =� �� 3:/ �%
8 M E� I:/ �%
8 ��& � ^:/ �%
=� �� }�# &� Q� 8 �:/ �%
* � �� 8� �* � �* � �* � �* � �:/ �% �:/ }%
=� � �:/ �%
=� �� �:/ �%
=� �� g �� ;/ �%
=� �� �' �� 7G' � B;/ �%
=� �� �z � k;/ �%
=� �� �' �� O' %� �;/ �% �;/ �% �;/ �%
=� �� O' %� [� B �;/ �%
=� �� O' %� ��& ]� g �� [� B &</ �%
=� �� �' � M</ & r</ �%
=� �� �" B �</ & �</ �%
=� �� : � �</ &
8 * A�( � =/ &
8 *
|& �� g �� A�( � >=/ &
8 =� �� q� �� f=/
&
� * �% I� �=/ &
V=* l �% I� 2� B � i C=* j M=* k �=/ &
�r( � �=/ &
� ) I� <� 8 �=/ & �=/ &
�r( � �7 O� >/ &
�r( � �7 m D>/ &
�r( � ]=* � Ѵ& � s>/ &
� ) I� �7 f� �>/ & �>/ &
V=* l �7 m �>/ !&
� ) I� 8* ^� �>/ #&
� ) I� �7* [� ?/ %&
�r( � k=* � t=* ]� g �� ?/ '&
� ) I� �A � 8?/ )& T?/ )&
V=* l �% I� r?/ ,& �?/ #& �?/ %& �?/ ,! �?/ �% �?/ ,! @/ 5
Z
! x� \! m�
a' � 0@/ 4& E@/ ,! ^@/ �"
8 O' � � ) %� �� V� �M' &� �@/ 8&
=� �� )* 8 �@/ :&
=� ��
* �@/ <& �@/ i
=� M� A/ ?& $A/ ,! =A/ d
8 N�( Z
! x� Z� L �
! w� aA/ C& {A/ �%
=� M� !* 8 �A/ F& �A/ ?& �A/ ?&
=� M� * � i� �A/ J& �A/ ?&
=� M� * � i� ��( l� B/ M& 7B/ ?&
=� M� ��) �� PB/ P& kB/ d
a' � �) 8 �B/ S&
8
a' � )�* �� �B/ U& �B/ d �B/ d
8 Z
! x�
a' � a' � �B/ Y&
8 Z
! x�
a' � q� �� C/ [& /C/ d
|v' � Z� � ?C/ ^& \C/ ,!
* � �% I� � |� �}& &� � � �* � �$ � sC/ a& �C/ �%
�g R� =� M� �C/ d&
=� M� A�( x� Գ& � �& 8 �* B �C/ f&
�g R� =� M� �z d� �C/ h&
=� M� A�( x� x* 8 D/ j&
=� M� A�( x� �* �* 8 MD/ l&
=� M� A�( x� }D/ n&
=� M� �) 8 �D/ p&
* � A�( x� �D/ r&
=� M� a* B� E/ t& -E/ ?& XE/ ?&
=� M� V* X� �E/ x& �E/ x& �E/ �%
M E� 9' �� �E/ |&
M E� ��& � ��' ]�' l�' {�' ��' g �� ��, 8 F/ ~&
M E� w�, 8 -F/ �&
M E� ��, �� ��- �� AF/ �&
M E� ��- �� VF/ �&
8 M E� ��& � sF/ �&
M E� \! 9� �F/ �&
�- I �% I� q3 B � J �F/ �& �F/ �% �F/ �%
M E� G/ �& MG/ �&
M E� �) 8 ��& � qG/ �& �G/ �%
M E� `�, o�, h� �G/ �&
M E� `�, �G/ �&
M E� S' � *S' � 0�, � ;�, � H/ �&
M E� R� HH/ �&
B M E� mH/ �& �H/ �% �H/ |&
M E� ��& � �H/ �&
8 M E� �! � I/ �&
M E� �7 m� HI/ �&
M E� U�, B hI/ �&
M E� V 8 �I/ �&
M E� �� �� �I/ �&
M E� F�, B vy' B �I/ �&
M E� յ& � ��& ]� J/ �&
M E� �O' c� FJ/ �& uJ/ �&
�- I �% I� �J/ �& �J/ �% K/ �% 'K/ �& WK/ �& }K/ �& �K/ �% �K/ �& L/ �& 1L/ �% ]L/ |& �L/ ~& �L/ �& �L/ �& �L/ �& )M/ �& \M/ �& �M/ �& �M/ �&
8 M E� ��& � g �� �M/ �& N/ �& <N/ �&
8 �7* ^ �% I� dN/ �&
8 ^�* j� 3' � �N/ �&
a' � �' � �N/ �&
* � �* B �* � �N/ �& �N/ �& �N/ d O/ d 4O/ �% NO/ �" eO/ �% {O/ ~"
Z
! x� ��& A�
a' � �O/ �&
� ) I� �O/ �&
� ) I� Y X� �O/ �&
� ) I� �! � ��& O� �O/ �&
� ) I� � L� �O/ �& P/ l% /P/ �% HP/ �% aP/ n%
+j � �% I� |P/ �& �P/ �% �P/ �% �P/ �% �P/ �%
+j *� ܄- B �7 .� Q/ �& $Q/ �% AQ/ �%
8 +j *� hQ/ �& �Q/ �% �Q/ �% �Q/ �% R/ �% CR/ p% _R/ r% |R/ t% �R/ �% �R/ 5 �R/ y% �R/ {% S/ }%
� * �% I� 2� �
� * � * S/ '
�� 6� � * ,� � * ,� � * ,� )j
,� � * B ;S/ ' [S/ �% tS/ 8&
&" , �!! �� n&* ]� y&* 8 �S/ ' �S/ �% �S/ �%
L�) � �) �S/
'
��& � �) �S/ '
��& � T/ ' T/ �%
L�) � �) m� �) 8 3T/ ' HT/ �% bT/ �" yT/ ,! �T/ ' �T/ �% �T/ �% �T/ n% �T/ �% U/ p% .U/ r% KU/ t% nU/ �% }U/ 5 �U/ y% �U/ �% �U/ }% �U/ ' �U/ ' V/ �%
� * !* B
!* B � * B 3V/ &'
� * !* B !!* B 0!* B TV/ (' uV/ �% �V/ �% �V/ �% �V/ �% �V/ ~& �V/ �& W/ �& W/ �& 6W/ �& OW/ �& qW/ �% �W/ �& �W/ �& �W/ �& %X/ �%
M E� � IX/ 9' vX/ �& �X/ �& �X/ �& �X/ |& #Y/ �& LY/ �& lY/ �& �Y/ �& �Y/ �& �Y/ �& "Z/ �& QZ/ �&
`�* ;� ��* =� �Z/ G' �Z/ �% �Z/ y%
8 `�* ;� �Z/ K'
L�) � �Z/ M' �Z/ '
z� �% I� 2� B [/ P' [/ n% 9[/ �% I[/ p% d[/ r% �[/ 5 �[/ y%
q� �% I� 2� B �[/ X' �[/ }%
6� �% I� 2� B �[/ [' �[/ �%
\/ �% "\/ �% >\/ �& _\/ �& �\/ �% �\/ �" �\/ �% �\/ p% �\/ �% �\/ p%
�� �% I� � � �F* � G* � ]/ h'
9y' � "]/ j'
9y' �� 2]/ l' P]/ l'
8 9y' �� ( B m]/ o'
9y' �� i� B
G* B �]/ q'
8 9y' �� �' �' �!! ( �]/ s'
8 9y' �� �> B �]/ u'
8 9y' �� �!! B ( B �]/ w'
ޞ �� g �� ��) �� s�& �� ��) �� �]/ y'
ޞ �� �]/ {' �]/ {' ^/ {'
ޞ �� .^/ '
8 ޞ �� >^/ �' U^/ {'
ޞ �� g �� ��) �� ��& �� e^/ �'
�� �% I� 2� U � ?�) � �W � |^/ �'
B �� �� kX* B �^/ �' �^/ �# �^/ �#
8 �� �� 6\ � �^/ �' �^/ �%
`�* ;� �) 8
_/ �'
�) � $_/ �'
`�* ;� &" � �3( ;_/ �'
>� �% I� � v 0@* w ;@* x V_/ �'
�r" � f_/ �'
8 �r" >� w_/ �'
8 �r" >� ]F u� �_/ �'
�r" >� �) 8 ] 8 �_/ �'
8 �r" >� �g R� $�& E� �_/ �'
P~& �� �' B �_/ �'
`�* ;� n�* �) 8 �_/ �'
P~& �� �_/ �'
�r" >� \! H� `/ �' )`/ M'
B �) m� A`/ �'
�r" >� $A* o g`/ �'
� L�) � �) m� }`/ �'
8 C ) ~� �c* P� �`/ �' �`/ {%
8 Z� A� �� �� �[ > �`/ �'
8 Z� A� �� P� C. � �`/ �'
8 Z� A� �� P� C. � 8 ) |� �`/ �'
8 Z� A� �� P� C. � C ) ~� a/ �'
C ) ~� �% I� 0a/ �'
2L* � �% I� 2� � � L* � )L* � Ea/ �'
� ) q� �X r� Wa/ �'
� ) q� a� �z b� ua/ �'
� ) � �a/ �'
� ) q� � m� �a/ �'
� ) q� �7 � �a/ �'
� ) q� �A � �a/ �' �a/ �'
8 P~& �� b/ �' b/ �' 2b/ '
��( 6� � * ,� 4&- ,� )j
,� � * B Jb/ �'
8 ��( 6� ub/ �'
��( 6� � * ,� 4&- ,� � * ,� )j
,� � * B �b/ �'
��( 6� �x �� 5" L� � �� �b/ �'
��( 6� �x �� 5" L� d�& U� � �� =c' V� ą- 8 �b/ �'
8 ��( 6� � � �& 8 c/ �' 2c/ �%
�� 6� Gc/ �' [c/ �% lc/ �'
�� 6� � * ,� � * ,� � * ,� )j
,� � * B �c/ �'
�� 6� �x �� 5" L� � �� �c/ �'
�� 6� �x �� 5" L� d�& U� � �� =c' V� p/' 8 �c/ �' �c/ �'
+h* 2 �� 5� � / V 0 x� 1 �c/ �'
P~& !� d/ �'
B P~& �� )d/ �'
Z
! x� #� � V 8 @d/ �'
�r" >� 9A* Vd/ �'
`�* ;� d�* �A � hd/ �' }d/
'
P~& �� �d/ �'
�7* ^ �% I� 2� B � S r4* T |4* U �d/ �'
8 � ) I� � ) T� 8* U� �d/ �' �d/ �& �d/ �& e/ �& >e/ �& We/ '
8 �x �� ie/ (
I� �� �) 8 ue/ (
I� �� �A g� �e/ (
I� �� ͂ B �e/ (
}` �� .�" U �e/ (
}` �� .�" U � �e/
( �e/ � f/ �
!�" 3� :f/ (
8 !�" 3� Vf/ ( �f/ � �f/ �f/ }
�� �� f[ n �f/ (
�� �� ��
'� �� B V� B \� B �" A �" A �f/ ( g/ } )g/ }
�� �� �� #� f[ n �� @g/ (
�� �� �A [g/ (
�� �� ;� H
?� H
E� H
� B �% A� og/ (
}` �� �� ͨ z z �g/ !( �g/ � �g/ } �g/ 8
�� �� �A g� �=! g� f[ n �;! #� �g/ &( h/ }
�� �� f[ n �;! #� h/ )(
�� �� �� #� f[ n \! �� 2h/ +( Qh/ ( nh/ � �h/ �
}` �� aL! B �)" B ? �h/ 0( �h/ � �h/ � �h/ �
I� �� �A g� �=! g� �h/ 5( i/ � 1i/ � Fi/ � \i/ � oi/ 5( �i/ � �i/ � �i/ �
}` �� LI! �i/ ?( �i/ �
8 }` �� LI! �� �i/ B(
}` �� LI! �� j/ D( !j/ � 3j/ � Ej/ y _j/ qj/ (
}` �� hP! �� �A g� �j/ K(
}` ��
� $�" �� 8 �j/ M( �j/ � �j/ �
}` �� hP! �� �" �" �j/ Q( k/ � k/ 9k/
}` �� �� \! �� Vk/ V( �k/ V(
}` �� � P� LI! \! �� �k/ Y(
}` �� P� ' \! �� �k/ [( �k/
}` �� 6� 8 l/ ^( %l/ } ;l/ � Pl/ � bl/ � tl/ �
}` �� �� �l/ e(
�� �� �) 8 �l/ g( �l/ ( �l/ ( �l/ ( �l/ ( m/
( 5m/ � Tm/ � }m/ ( �m/ ( �m/ � �m/ } n/ ( n/ ( :n/ } Qn/ } hn/ ( �n/ ( �n/ ( �n/ !( �n/ � �n/ } �n/ 8 o/ &( +o/ } Bo/ )( Zo/ +( yo/ ( �o/ � �o/ � �o/ 0( �o/ � �o/ �
p/ � $p/ 5( ?p/ � Yp/ � np/ � �p/ � �p/ 5( �p/ � �p/ � �p/ � �p/ ?( q/ � q/ B( .q/ D( Iq/ � [q/ � mq/ q/ ( �q/ K( �q/ M( �q/ � �q/ � �q/ � r/ Q( )r/ � :r/ Zr/ wr/ V( �r/ V( �r/ Y( �r/ [( s/
's/ ^( Fs/ } \s/ � qs/ � �s/ � �s/ � �s/ e( �s/ g(
/ j5 � �s/ �( �s/ �% t/ l%
Z
! x� ��( @�* P� )t/ �(
��+ � Bt/ �( Wt/ 5
Z
! x�
a' � 1� 8 nt/ �(
Z
! x�
a' � ��* � �� � �t/ �( �t/ 5
Z
! x� x� �t/ �( �t/ n%
A� �� Z
! x� �t/ �( u/ �' u/ r%
8 Z
! x�
a' � 7u/ �( Qu/ 4&
`�* ;� eu/ �( wu/ �' �u/ �' �u/ �' �u/ �' �u/ �'
`�* ;� E( <� 8 �u/ �( �u/ t% v/ �%
Z
! x�
a' � �) m� >v/ �( Qv/ �' qv/ �% �v/ �%
Z
! x� c� ��( @�* P� �v/ �( �v/ v% w/ q#
Z
! x� X) / X) w/ �(
8 Z
! � ֙ �� ܙ �� )w/ �(
Z
! x� |�* � Gw/ �( ]w/ �%
�� =� �� tw/ �( �w/ �( �w/ �'
�r" >� �w/ �( �w/ �(
Z
! x� X) / X) s�, 8 �w/ �(
Z
! x� X) / X) x� �w/ �( x/ �( "x/ �(
a' P� �� R� 7x/ �( Jx/ �'
8 �r" >� C. � �� � �� � �� � bx/ �(
a' � xx/ �(
a' � �x/ �(
��* �% I� 2� B b' g�*
r�* �x/ �(
`�* ;� �.( <� 8 �x/ �( �x/ 5 y/ �" y/ y% .y/ 5 <y/ ,!
l�, � �% I� 2� � j L* k )L* l My/ ) ay/ �' sy/ �% �y/ �' �y/ �%
��+ � �� 8� �* � �* � �* � �* � ��+ � �+ � �y/ ) �y/ }% z/ �% z/ �% ;z/ �% ]z/ �% �z/ �% �z/ �% �z/ �% �z/ �% {/ �% ;{/ �% u{/ & �{/ �% �{/ & �{/ �% |/ &
8 ��+ \ A�( � :|/ )
8 ��+ \
|& �� g �� A�( � `|/ ) �|/
&
Z
! x� �) m� V 8 �|/ )
Z
! x� �Z) �� �|/ ") �|/ ")
Z
! x� �Z) W �|/ %) }/ ")
�, � �% I� �* t �* u �* v ��* !}/ ()
/�, � �% I� 2� B � � C=* � M=* � 5}/ *) I}/ ,! b}/ �%
� a' � z}/ .) �}/ �' �}/ �" �}/ 4&
Z
! x� `( � ��( �� �}/ 3) ~/ ,! -~/ 5 F~/ ,! ^~/ d
Z
! x�
a' � � � �x 6;' x~/ 9) �~/ �(
`�* ;� ��( �� �~/ <) �~/ :& �~/ <& / �'
8 �r" >� j5 � �Z( � �Z( � / A)
8 �r" >� � � ,/ C) D/ i `/ �( ~/ ,! �/ �%
8 N�( Z
! x� Z� � �/ I) �/ 5
Z� � �/ L)
8 �r" >� � �� � A �6 �/ N)
a' � ��* :^ ��* �/ P) ;�/ '$ K�/ d f�/ d ��/ d
a' P� �� Y j� ��/ V) ��/ d Ȁ/ Y& �/ [&
a' P� �� �7 a� �/ [) %�/ �"
a' � Z
! x� D�/ ^) W�/ �"
`�, � �% I� � |� �}& &� � � �* � �$ � u�/ a) ��/ �%
�, � ��/ d) ́/ �& �/ G' �/ �( �/ �" �/ d
Z
! �
a' � :�/ k)
Z
! x�
a' � �:' R�/ m) t�/ �% ��/ �" ��/ �% ��/ 5 ނ/ �& ��/ ,! �/ {% 2�/ �%
�% I� ��& � �w' x� ,y' �� U�/ w) n�/ n% ��/ a! ��/ �( ��/ r% փ/ �(
8 t�, �
�% I� 2� B b' c
g�* d
r�* e
��/ ~) �/ 5 )�/ y%
Z
! x� M E� =�/ �)
��& � O�/ �) b�/ 5
e�, H
�� 8� �* � �* � �* � �* � ��+ � �+ � q�/ �) ��/ }% ��/ & τ/ �% �/ %
��, �
�% I� �* Y
�* Z
�* [
��* �/ �)
��, �
�% I� 2� B � w
C=* x
M=* y
�/ �) -�/ �' F�/ 4&
Z
! x� |v' � bX( � e�/ �) ��/ �)
8 N�( Z
! x� Z� �
��/ �)
Z� �
م/ �) �/ d �/ d +�/ �% H�/ d) e�/ �& {�/ ' ��/ �" ��/ k)
Z
! � |v' � w � t' ��/ �)
� ȳ* �� � m� Z� � �* � Ά/ �)
� Z
! x� N�* m� x�* [� �/ �) �/ l%
�! � ]�' � )�/ �) I�/ P' a�/ �(
� Z
! � �) m� q� [� x�/ �) ��/ d
k�( �A � ��( ��/ �)
Z
! x� �) m� bX( � ��) �) χ/ �) �/ �
Z
! x� �) m� bX( � ��) � ��) � �) ��) 8 �/ �)
� 3 )�$ u� %�/ �) :�/ w) R�/ �% j�/ n%
&" M ��/ �) ��/ a! ��/ �( ͈/ �( ݈/ r%
N� m� zI m� �* � �* � ��/ �) �/ �( ,�/ 4& @�/ �" \�/ �(
Z
! x� kz' n�/ �) ��/ �' ��/ �#
`( L
U ? ��/ �)
� �% I� 2� B ̉/ �)
`( � ݉/ �) �/ �(
� �% I� 2� B �/ �)
w � �/ �)
`�* ;� '�* <� 8 '�/ �)
��, F
�% I� ��+
��+
��+
2� <�/ �)
8 �% I� Z� A� Q�/ �) c�/ �( v�/ �' ��/ d ��/ �" Ŋ/ �%
Z
! x� �* x� �) m� �/ �)
8 Z
! x� �) m� bX( � �) � ��) � �) � ��) 8 ��/ �)
� Z
! x� |v' � Z� � �, � �/ �) (�/ 5
� 4 �) �) t' '�) 8 ;�/ �)
N�) � �) m� bX( � ��) { S�/ �)
{ �Q �� 8�) 3 o�/ �) ��/ �(
w� �% I� ��/ �)
�� �% I� 2� B ��/ �) ˋ/ �( �/ 5 ��/ y%
|� �% I� 2� B �/ �) %�/ �)
`�* ;� Z
! x� �* p� 6�/ �)
`�* ;� Z
! x� ��* t� � I�/ �) [�/ ) o�/ X' ��/ �) ��/ }% ��/ �% ی/ & ��/ �% !�/ �' 0�/ ") F�/ ,!
�, E
�% I� �, &
, '
, (
2� e�/ * ~�/ �)
+�, J
�% I� �* � �* � �* � ��* ��/ *
�� �% I� ��/
*
6�, K
�% I� 2� B �
C=*
M=*
��/ *
� �% I� 2� B ͍/ * ލ/ ,!
8 O' � 2� �& W&* ��/ * �/ �%
Z
! x� � 3 )�/ * B�/ .) b�/ �' z�/ �"
Z
! x� �) m� bX( � ��) 8 ��/ * ��/ �) �/ ,!
Z
! x� �* � �/ *
`�* ;�
a' � %�/ "* D�/ ,! \�/ d x�/ ,! ��/ 9) ��/ �( ď/ 8&
Z
! �
a' � 0�* 8 ڏ/ **
|v' � Z� � w � ��/ ,*
�) m� #� � Z� � �/ .* �/ l% 8�/ �( V�/ ,!
8 N�( Z
! x� Z� M
n�/ 3*
Z� M
��/ 5*
8
a' � a' � ��/ 7*
Z
! �
a' � յ& � �' � ��& ]� �* �� V� \� � ��/ 9* Ԑ/ d
a' � �& 8 �/ <* �/ Y&
Z
! x� �) m� bX( � ��) )�/ ?* C�/ [& b�/ 7*
Z
! �
a' � �) 8 y�/ C* ��/ �"
|v' � Z� � �, � �, � ��/ F*
8 Z
! � |v' � ~a' � pa' � Б/ H* �/ a)
�/ �%
E� �% I� q3 B &�/ L* D�/ d) `�/ �& u�/ �'
8 Z
! x� �) m� ��/ Q*
Z
! x� � 3 )�$ �� B�) o �W! ��/ S*
��& � �) m� ��/ U*
��& � �) m� �) 8 ڒ/ W* ��/ �( �/ �" '�/ �$ 8�/ k)
Z
! x� �) m� �) �0 � R� � P�/ ]* v�/ �%
8 Z
! x� �) m� ��) 8 bX( � ��/ `* ��/ `*
8 Z
! x� � m� ͓/ c*
� P
�� S �/ e*
8 �r( � �/ g*
�) m�
a' � �/ i*
Z
! x� �) m� bX( � ��) � ��) � ��) ��) 8 #�/ k*
V) X� 6�/ m* [�/ n% u�/ a! ��/ �(
�w' w� ��/ r* ��/ r% Д/ �' �/ �'
8 9y' �� � ! B � B ( B ^R( B �/ w*
Z
! � �) m�
�/ y* )�/ �)
�& c� @�/ |* `�/ 5 }�/ y% ��/ �)
8 Z
! x� �) m� q� [� ��/ �* ��/ �%
��, �
�� 8� �* � �* � �* � �* � ��+ � �+ � ٕ/ �* ��/ }% �/ �% 2�/ �% Z�/ �% ~�/ y* ��/ �% ��/ .) ϖ/ *
8 N�( Z
! x� Z� / ��/ �*
Z� / �/ �* &�/ �" @�/ d `�/ U& z�/ d ��/ �%
Z
! x� V) X� ��/ �* / �% ۗ/ `*
8 Q� � �L � ��/ �* �/ �"
��& � �) m� P� �� =�) �� &�/ �* 5�/ {% K�/ �)
L�) � �g R� \�/ �* y�/ �" ��/ '
��& � �) m� �) 8 ��/ �*
Z
! x� �) m� bX( � ��) ��) Ř/ �* �/ �% ��/ n% �/ a! )�/ �( E�/ r%
Z� � b�/ �* r�/ �*
��& � ��/ �* ��/ �) ̙/ �* �/ �' �/ 5 1�/ y% E�/ �' b�/ �' }�/ �) ��/ }%
��, & �� 5� � / V x� ��/ �* Қ/ �% �/ �' �/ �'
8 N�( Z
! x� Z� � �/ �*
��& � �) 8 9�/ �*
��& � ]�/ �* v�/ '
��& � �&& �z ��/ �*
��& � '�) ��/ �*
��& � ��) B Ǜ/ �*
��& � |�) �/ �* �/ '
��& � 4�) B �/ �*
��& � +�) B <�/ �*
��& � ��) Y�/ �*
��& � ��) x�/ �* ��/ �* Ɯ/ �* �/ �' �/ �% (�/ d) E�/ �* c�/ n% ~�/ a! ��/ �( ��/ r% ˝/ �( �/ �) ��/ �* �/ �* :�/ |* [�/ �( r�/ 5 ��/ y% ��/ }% ��/ �%
8 N�( Z
! x� Z� A� ؞/ �*
Z� A� �/ �* �/ �% (�/ �* F�/ n% a�/ a! u�/ �( ��/ r% ��/ �( ğ/ �) ڟ/ �' ��/ �* �/ �* >�/ |* _�/ �( v�/ 5 ��/ y% ��/ }% à/ �% ܠ/ �* ��/ �* �/ �% ,�/ �*
8 |v' � Z� � �:' �R) [� G� \� J�/ + h�/ l% ��/ 2$ ��/ �) ��/ �) ۡ/ Q* �/ n% 1�/ a! D�/ �( _�/ r%
`�, � �% I� � |� �}& &� t�& I� �M! J� � � �* � �$ � {�/ + ��/ �) ��/ �#
�, �% I� ��+ �
��+ �
��+ �
2� Ӣ/ + �/ �)
Z
! x� �) m� bX( � ��) �) ��/ +
� Z
! x� �) m� 9�) 7�/ + M�/ �)
��) ��) o ��) o l�/ + ��/ �)
N�) � ��& � bX( � ��) ��) ţ/ !+
Z
! x� V) X� ��) ` �R! o S! o �/ #+ �/ 5
��) ` .�/ &+ G�/ ,! e�/ |* ��/ 5 ��/ 5 ��/ y% ̤/ 5
8 Z
! x� �) m� bX( � �) � �) � ��) 8 b�, 8 ڤ/ .+ ��/ �) �/ }% ,�/
& [�/ ")
m�, �% I� �, �
, �
, �
2� q�/ 4+
8 Z
! x� �) �* x� ��/ 6+
>�, �% I� �* �
�* �
�* �
��* =, ��/ 8+ ��/ �* ҥ/ �% �/ * �/ �) :�/ ,!
Z
! x� q� �� �) m� R�/ ?+ |�/ d ��/ d
8 |v' � Z� � �R) [� G� \� ��/ C+
8 N�( Z
! x� Z�
Ц/ E+
Z�
�/ G+ �/ S& �/ 7* &�/ 9* G�/ Y& e�/ ?*
8
a' � q� �� �/ N+ ��/ [& ��/ �) ͧ/ ,!
8 ��& � �/ S+ %�/ S+
��& � j B H�/ V+
��& � j B �$ k�/ X+
8 ��& � j5 o ��/ Z+
8 ��& � �&& B �; B >�) � ��/ \+
��& � �) 8 ��) �) è/ ^+ �/ �* �/ �* $�/ �*
��& � j B "�) � R�/ c+ q�/ c+
��& � "�) B ��/ f+
��& � �) B ��/ h+ ԩ/ �*
8 ��& � ֙ B �/ k+ �/ �* /�/ �*
8 Z
! � |v' � ��) � 0�) �
) 8 V�/ o+ x�/ �% ��/ d) ��/ �* ͪ/ d �/ ,! ��/ �) �/ �%
a' � /�/ x+ R�/ �*
a' � ڲ* o �* o p�/ {+
Z
! x� �) m� q� �� ��/ }+
�% I� ��& �w' x� ,y' �� ��/ +
��) � Ϋ/ �+ �/ �( �/ r% �/ + B�/ �%
`�* ;� E( ��* 8 ]�/ �+ {�/ �) ��/ �" ��/ �' Ǭ/ |*
&� ��, �/ �+ �/ 5 '�/ y% ;�/ �)
8 L�) � N�/ �+ i�/ �" ��/ * ��/ *
8 N�( Z
! x� Z� � ӭ/ �+
Z� � �/ �+
`�* ;� Z
! x� �) m� ɲ* �/ �+ "�/ �* F�/ �* _�/ ' z�/ �* ��/ �* ��/ �* ٮ/ �* �/ ' �/ �* %�/ �* B�/ �* X�/ �* w�/ �*
��& � �� �� ��/ �+ ��/ �* �/ �* �/ �% (�/ d) E�/ �* c�/ �* ��/ ' ��/ �$ ��/ �%
�% I� ��& �w' x� ,y' �� ư/ �+ ߰/ �+ ��/ �( �/ r% /�/ �" D�/ |* e�/ �" }�/ *
8 N�( Z
! x� Z� � ��/ �+
Z� � ��/ �+ ױ/ �* ��/ �* �/ ' -�/ ' C�/ ' ^�/ �* }�/ �* ��/ �* ��/ �* Ӳ/ �* �/ �* �/ �* $�/ �* C�/ �* h�/ �* ��/ �* ��/ �% ֳ/ �* �/ ' �/ ,!
�% I� ��& �w' x� ,y' �� $�/ �+ =�/ �+ T�/ �( p�/ r% ��/ �" ��/ |* ô/ �" ۴/ *
8 N�( Z
! x� Z� � �/ �+
Z� � �/ �+ 5�/ �* Y�/ �* r�/ ' ��/ ' ��/ ' ��/ �* ݵ/ �* �/ �* �/ �* 3�/ �* Q�/ �* n�/ �* ��/ �* ��/ �* ȶ/ �* �/ �* �/ �% 6�/ �* T�/ '
J� �% I� 2� B i�/ �+ {�/ �* ��/ P' ��/ �) ˷/ �)
�% I� ��& �w' x� ,y' �� �/ �+ �/ �+ �/ �% /�/ n% I�/ a! \�/ �( w�/ r% ��/ �) ��/ �" ��/ �'
��, � � �2 � ܸ/ , �/ �' &�/ � F�/ w# `�/ M' {�/ |*
=� � ��/ ,
=� � g �� ��/ ,
=� � ��% T� / ,
=� � �' �� ��& +� '[' )� ��/ ,
8 =� � "�/ ,
=� � \! � G�/ ,
=� � �' �� �& h�/ ,
=� � ��* �� ��/ ,
=� � ��, B a* B� ��/ ,
=� � : � ߺ/ ,
� 2� �% I� �/ ",
=� �� 5�/ $, [�/ $,
=� �� * � i� ��/ ', ��/ $, Ļ/ $,
=� �� Q�, B �/ +, �/ $,
=� �� d�& B ��, B .�/ .,
=� �� � �� Y�/ 0,
=� �� �) 8 d�& A F�* 8 |�/ 2,
=� �� A�( x� Գ& � �& 8 ��( 8 @�, 8 ��/ 4, ټ/ $,
=� �� V* X� �/ 7,
=� �� V* ]� 5�/ 9,
;�, � �% I� � |� 2� B �}& &� t�& I� ��& �� � a #�, b 0�, c q�/ ;,
�� �}& &� �% I� ��/ =, ��/ �( н/ 5 �/ y% �/ �) �/ �) &�/ r* 5�/ 5 C�/ �) V�/ �' r�/ �'
�� �% I� �}& &� ��/ I, ��/ �)
e�, H
�% I� �* � �* � �}& &� Ǿ/ L, �/ }% �/ �% (�/ �% P�/ �% t�/ & ��/ �%
=� �� en �� ��, B ��/ T, ݿ/ �"
�, � �� 5� �/ W, �/ �% '�/ �' @�/ �' Y�/ * �/ �)
�w' w� � ) e�, 8 ��/ ^,
�w' w� �.( �( �/ `, �/ 8& �/ �( �/ ,!
8 N�( Z
! x� Z� � '�/ e,
Z� � @�/ g, X�/ U&
=� �� V� � r�/ j, ��/ �" ��/ ?* �/ [)
`�* �� �) 8 �/ o, �/ �* &�/ �* >�/ ' X�/ �* v�/ �* ��/ �* ��/ �* ��/ ' ��/ �* ��/ �* �/ �* .�/ �* L�/ �* p�/ �+ ��/ �* ��/ �* ��/ �' ��/ �% �/ d) 0�/ �* M�/ ' a�/ d y�/ ,! ��/ �%
I� �% I� 2� B ��/ �,
�w' w� �.( ��/ �, ��/ �" ��/ 5
bX( � ��) ��/ �, �/ * @�/ �+ S�/ P' l�/ n% ��/ a! ��/ �( ��/ r% ��/ �) ��/ �) ��/ �) �/ ", -�/ =, Q�/ �) f�/ �) y�/ y% ��/ �)
: . �� o � . ��/ �, ��/ �) ��/ }% �/ �)
�� �% I� ��* =, �/ �, *�/ *
8 N�( Z
! x� Z� � <�/ �,
Z� � V�/ �, o�/ �% ��/ L* ��/ �* ��/ �* ��/ �, ��/ �%
� ȳ* �� � m� Z� � +�* � +�/ �, Y�/ +
Z
! x� �) m� bX( � ��) �" w�/ �, ��/ �+ ��/ Q*
8 Z
! x� �) m� #� � ��/ �,
8 #� � ��/ �, �/ Q* +�/ 2$
8 Z
! x� �) m� �) � �0 � R� � P�/ �,
�* � u�/ �, ��/ �*
Z
! x� �) �� ��) � ��/ �,
8 Z
! x� �) m� �" o ��/ �,
"�) � ��& � �) m� ��/ �,
�/ P' "�/ �*
Z
! x� s� A�/ �,
B Z
! x� �% m� e�/ �, ��/ {+ ��/ �)
Z
! � ��, ��/ �, ��/ }+ �/ �) "�/ �)
[� Z
! x� �) m� A�/ �,
8 #� � V� \� }�/ �, ��/ w) ��/ �* ��/ n% ��/ ,! �/ a! �/ �( 0�/ r%
Z
! x� �) m� bX( � L�/ �,
� Z
! x� �) m� i�/ �, ��/ + ��/ �% ��/ ,! ��/ �) ��/ �)
�/ �)
8 `�* ;� '�* �/ �,
W�) � L�) � g�) � 3�/ �, L�/ �)
Z
! x� �) m� U�) [� d�) ^�/ �,
[� Z
! x� �) m� bX( � ��) d�) y�/ �, ��/ ,! ��/ �" ��/ �' ��/ +
]�, � i�, � Z� � u�, � �/ �, Q�/ +
8 Z
! x� �) �� ��) [� ��) B g�/ �,
8 Z
! x� �) m� bX( � �) � �0 � R� � ��) � �) � �/ �, ��/ M' ��/ �"
B Z
! x�
a' � ��, 8 ��/ -
B Z
! x� �) m�
�/ - 4�/ ?* ]�/ , ��/ ", ��/ =, ��/ �) ��/ �) ��/ �( �/ 5 $�/ y% 7�/ �) K�/ �) \�/ �" n�/ r* }�/ 5
��& � j � ��) o �- o ��/ - ��/ )
8 Z
! x� �) m� bX( � �) � �) � ��) 8 ��/ - ��/ �, ��/ �#
8 Z
! x� ȳ* �� � �� �/ - G�/ �, \�/ �+ q�/ �) ��/ }% ��/ �% ��/ & ��/ �% �/ ,! .�/ 4+ G�/ �) ]�/ 8+ q�/ �, ��/ � ��/ �" ��/ * ��/ ,! ��/ ,! ��/ �% �/ m* %�/ * K�/ ,! c�/ ^, ~�/ `, ��/ ,! ��/ ,! ��/ C+
8 N�( Z
! x� Z� � ��/ 8-
Z� �
�/ :- %�/ �+
��) @�/ =- W�/ �, q�/ �"
L�) � ,B 8 ��/ A- ��/ Y&
L�) � �( ��/ D- ��/ 7* ��/ D- �/ N+ �/ [&
Z
! x� �) m� L�) � U�) [� bX( � ��) d�) :�/ J-
��& � ud# Z�/ L- ~�/ �* ��/ \+ ��/ c+ ��/ �* ��/ �* "�/ �*
8 ��& � j B C�/ T- f�/ o+ ��/ �% ��/ Q* ��/ Q*
Z
! x� �) m� V 8 �* 8 k' � �* 8 ��/ Z-
�7 �� ��/ \-
8 Z
! x� �) m� �) �/ ^- 1�/ L* O�/ d) k�/ �& ��/ �* ��/ �* ��/ ' ��/ U* ��/ W* �/ �, K�/ S&
Z
! x� �) m� г* 8 f�/ j- z�/ ,! ��/ ,! ��/ �$
Z
! x� �) m� �* � ��/ o- ��/ �% ��/ �, �/ �,
Z
! x� �) m� �* �� #�/ t- >�/ t-
�% I� ��& �w' x� ,y' �� [�/ w- t�/ �( ��/ ,! ��/ r% ��/ �+
Z
! x� �* �� ��/ }- �/ }- �/ 5 =�/ y% Q�/ e" f�/ *
8 N�( Z
! x� Z� ��/ �-
Z� ��/ �- ��/ �* ��/ �% �/ 2$ %�/ �* B�/ �) a�/ t- {�/ t- ��/ w- ��/ �+ ��/ n% ��/ �( ��/ ,! �/ r% 2�/ +
L�) � �) m� �) 8 �) 8 U�/ �- j�/ 4& ~�/ �) ��/ �+
`�* ;� �* ��* 8 ��/ �- ��/ �) ��/ �)
�, �% I� ��+ �
��+ � ��+ � 2� ��/ �- �/ �)
�, �) 8 �/ �- /�/ �( B�/ �" V�/ �' v�/ �"
Z
! x� �) m� �) � ��/ �- ��/ �( ��/ |* ��/ �+ �/ 5 �/ �) /�/ �) A�/ }- [�/ }- s�/ 5 ��/ y% ��/ �) ��/ �) ��/ r* ��/ 5 ��/ ,! ��/ e" �/ �% #�/ �# I�/ �+ `�/ �+ z�/ �) ��/ }%
=� �� �<( b( ��/ �- ��/ �% ��/ �% "�/ �%
=� �� �' �� �<( b( �<( F�/ �- l�/ �%
=� �� �) 8 ��/ �- ��/ �%
m�, �% I� �, � , � , � 2� ��/ �- ��/ �)
m�, .x 8 ��/ �- �/ �, �/ �"
6�, K
�% I� 2� B � � C=* � M=* � (�/ �- <�/ *
6�, K
�) 8 M�/ �- `�/ ,! y�/ .)
`�* ;� t[( ��* 8 ��/ �- ��/ �" ��/ * �/ 5 �/ ,! 2�/ ^,
8 N�( Z
! x� Z� M�/ �-
Z� f�/ �-
Z
! x� �* �� <� 8 ~�/ �- ��/ �'
,y' �� E( B �) B ��/ �- ��/ V)
a' P� �� D! B P! B ��/ �- ��/ �" �/ [) �/ o, ;�/ �* ^�/ �* v�/ ' ��/ ' ��/ ' ��/ ' ��/ '
��& � -�) B U�) B ��/ �- �/ �* 5�/ �* K�/ �* s�/ �* ��/ ' ��/ �* ��/ �* ��/ �* ��/ �* �/ �* /�/ �+ L�/ �* t�/ �*
B ��& � 9 e" ��/ . ��/ �% ��/ L* ��/ d)
�, � �) 8
�/
. -�/ �* N�/ ' b�/ �* {�/ W*
��& � �) m� �o( ��/ . ��/ �$ ��/ �% ��/ �* �/ �" -�/ �( H�/ r% d�/ �+ ��/ y% ��/ e"
8 N�( Z
! x� Z� ��/ .
Z� ��/ . ��/ �* ��/ w) �/ �* $�/ �%
`( U L ;�/ #. U�/ �"
$ � h�/ &. ��/ �" ��/ �% ��/ �" ��/ �)
��& � j B ��) o �- o ��/ ,. ��/ �+ �/ �" (�/ 8& =�/ �" V�/ A- o�/ D- ��/ D- ��/ ' ��/ �+ ��/ 2$ ��/ �* �/ �, �/ P' 3�/ d
L�) � �) m� "�) � �) 8 T�/ <. ��/ <. ��/ �)
a' � >�* o ��/ @.
#� � ��/ B.
� �% I� ,y' �� �/ D. 5�/ �* L�/ �% e�/ n% ��/ a! ��/ �( ��/ r% ��/ �) ��/ + �/ �% '�/ �) 9�/ �) K�/ �, e�/ �) x�/ �" ��/ d ��/ �%
L�) � S�) ��/ V. ��/ ) ��/ \- #�/ �" >�/ �( R�/ M' r�/ M' ��/ M' ��/ M' ��/ �"
�) �� ��/ a. ��/ �( �/ 5 2�/ ", T�/ =, x�/ �) ��/ �) ��/ 5 ��/ y% ��/ �) ��/ �" ��/ r* �/ 5
��& � j � ��) o �- o �/ o. 7�/ ) Y�/ �% o�/ �+ ��/ �) ��/ }% ��/ �% ��/ �% ��/ �)
��, % �% I� �* �* �* ��* =, �/ y. )�/ �, ;�/ �" S�/ * e�/ ,! �/ .) ��/ d ��/ 3)
Z
! x�
a' � �d' � �d' 8 ��/ �. ��/ ,! �/ ,! 5�/ ,!
8 �w' w� {
) � �) 8 W�/ �.
�w' w� ��, e�, 8 n�/ �.
�w' w� �.( ��, ��/ �. ��/ ,! ��/ d ��/ ,! �/ �( �/ 8& 4�/ �( S�/ ,!
8 N�( Z
! x� Z� ' l�/ �.
Z� ' ��/ �. ��/ d ��/ �-
��& � j � �) ��/ �. ��/ A- �/ 7* (�/ [& H�/ o,
��& � d�/ �.
��& � #�) 8 ��/ �. ��/ L-
��& � �� 8 ��/ �. ��/ \+ �/ �.
8 ��& � ]�) � k�) � 2�/ �. Z�/ c+ z�/ �. ��/ f+ ��/ h+ ��/ �* �/ �. +�/ �* S�/ �*
8 ��& � �) B u�/ �. ��/ �% ��/ L* �/ d) �/ �" �/ �& "�/ Q* :�/ �* X�/ �* z�/ '
Z
! x� �) m� +�* � ��/ �. ��/ �% ��/ �,
Z
! � [a' � �/ �. �/ �. %�/ �,
Z
! � � � #� � [�) @�/ �.
l� � W�/ �.
Z
! x� 1�) >�) �o( b�/ �. ��/ 5
Z
! x� M�) � ��/ �.
Z
! x� U�) � ��/ �.
,y' D
�/ �.
�J 3 _! v� �) �/ �.
�J 3 �/ �.
Z
! x� 1�) � >�) � �o( � =�/ �.
1y' � N�/ �. b�/ �%
�! �� �� � y�/ �.
��# �� G^ �� ��/ �. ��/ �
db" �� G^ �� ��/ �.
db" �� ��# �� G^ �� �/ �. �/ a�
db" �� ��/ �. �/ �. )�/ �.
�#
?�/
�g R� 7a' �� �' �� ��* �� U�/ �.
�g R� 7a' �� f�* �� ��* �� x�/ �.
U� �' �� ��/ �.
8 ��* �M �* �M W! �M
�& ��& � M�( �� n � ��/ �.
8 �r � ��* w�* � ��& � W! � M�( �� ��* � �/ �.
8 �g R� f�* � i�* B �� P� �/ �.
U� �g R� 7a' �� �' ��
�/ �.
8 �g R� )� � ն � p�* �� %�/ �.
��% B B�/ �. Y�/ �. o�/ �
V5 � � B �t* / �t* / pt* /
B � ��/ /
��
��/ /
� �� ޝ �� ��/ /
� � �# W ' �� gK ��! B յ B �/
/ �/
/
db" �� l $ �� ��# �� �/
/
�/
/ �/ � 4�/ � J�/ �
�� Z
! � � ? g�/ /
8 �g R� q�* H �� z�/ / ��/ '# ��/ % ��/ �# �/ �. �/ ,!
�� �X �� ��/ /
a�# �� �/ / .�/ / L�/ / j�/ / ��/ / ��/ /
db" �� �/ %/
4� d� � �/ '/ ��/ i �/ i ;�/ � Y�/ � w�/ � ��/ � ��/ � ��/ i �/ i ��/ � �/ �� 5�/ �
}` �� -�" B S�/ 5/ d�/ �
}` �� �" B �" B %�" B �" B ��/ 8/
}` �� �� ��" , c ��/ :/
}` �� �� ��" ��" � ��" � �" � �" � �" 8 ��/ </
}` �� �� ��" �� �/ >/
}` �� �� ��" ��" �/ @/ �/ y
}` �� -�" B 7�" B B�" B
�/ C/ �/ � .�/ � >�/ i g�/ � x�/ y ��/ y ��/ t�
=� M� �3( ��( L/
6 &� �) N/
=� M� �( P/ �/ ,! �/ d ��/ �% 0 �% ( 0 V� 8 0 -� M 0 V� ] 0 d y 0 �% � 0 �% � 0 ,! � 0 5 � 0 -� 0 V� '0 V� B0 �,
[N � 8�) b/
� � f0 d/ �0 d/
�% � vJ) � �0 g/
W }` �� ' �� � > g Q 0 i/
�� �� \! �� 0 k/
�� �� �� 00 m/
\! 7� �K) � J0 o/ ^0 �
5K) �� �J) � �� #� r0 r/
&K) �� j:! � �J) � �) 8 �0 t/ �0 �0 !(
�L) W �0 x/ �0 i �0 x/ 0 i
�� e �� # �� �Q) 0 }/ .0 � A0 �
4 �� \! 7� `0 �/ w0 �
4 �� �% A� r� 8 �0 �/ �0 �
� Ȯ! \� q� [� �0 �/
�% I� �Z) �� Y� �0 �/
�% I� �Z) �� �0 �/ �0 �/ 0 �
�) m� 0 �/ >0 ? ]0 � w0 �$ �0 �$
}` �� ' �� �L) W �0 �/
L� �g R� �0 �/
�% I� �R) �R) �0 �/
a' � �J) � �J) � �0 �/
}` �� \! m� �) 8 0 �/ 0 a� >0 a�
e �� Q0 �/
e �� �Q) � r0 �/
�% I� �g h� 6\ � �J) � �0 �/
W �% I� ' �� � > g Q �0 �/
8 �% I� �) 8 �0 �/
�% I� �g h� 6\ � �J) �0 �/
8 �% I� �g h� �Z) � �Z) � 0 �/
�% I� �g h� I0 �/
� �% I� q� �� z0 �/ �0 �/
�% I� q� �� �0 �/
8 �% I� �g h� R� 8 0 �/
8 �% I� �g R� #0 �/
�% I� �g R� B0 �/ l0 �/
8 �% I� q� �� �Z) � �) 8 �0 �/
8 �% I� �g h� � B � A � B �0 �/ �0 �/
8 �% I� �g h� � B � :^ � B 0 �/
8 �% I� q� �� �) 8 !0 �/
8 �% I� q� �� @0 �/
�% I� �) 8 e0 �/
�% I� ' �� �L) W �0 �/
�% I� �& c� l� w� �0 �/ �0 '#
8 �% I� q� [� �0 �/ �0 �/
q� ��
0 �/
�% I� �& c� 3 0 �/
U� �g R� �� � ύ( � V 0 �/
� W Ϫ � �] �C > q 0 �/
U� �% I� �g R� l� w� � 0 �/
�% I� �&& �z ��
� 0 �/
8 �% I� �g h� C. � � 0 �/ � 0 � � 0 � � 0 a� � 0
0 �
�� 4 �� \! 7�
0 �/
�g R� .
0 �/
�� � E
0 �/
� �w �% I� Y
0 �/ q
0 x/ �
0 �
8 �% � �^) � �
0 �/
8 �% � �v' � �
0 �/
8 �% � _) � �
0 �/
8 �% � I$ � ,_) �
0 �/
8 �% � I$ � _) � ) 0 �/
8 �% � I$ � _) � U 0 �/
�% I� � x� � 0 �/
8 �% � �^) � � 0 �/
8 �% � �]& �� � 0 �/ � 0 �
B �% � � B � � 0 0
�X $� 4 �� � 0 0
0 � 0
�% I� gx
� - 0 0
�% I� � ? 0
0 P 0
� T� �P' � 4 �� ]K) � i 0
0 z 0 � � 0 � � 0 � � 0 �
�� B �% I� � 0 0
�&& B �; B �% I� � 0 0
� T� \! 7� �� �� ?K) K� NK) K� �) 8 �J) � � 0 0 � 0 !
Z
! x� \! 7� j:! � �J) � �J) � �) 8 �J) � K) �
0 0
0 �$ 8
0 e( N
0 x/ b
0 �
�% � � B o� � s
0 0 �
0 ҫ
8 �r" >� �7 � �
0 #0
G* � �' B �' B �!! B G* B �
0 %0
��( �� ��, Z �
0 '0 �
0 -� �
0 V� 0 V�
��) � �a' 9� 0�) 10 ,0
��) � ��) 7� ��) 8� �) ��) ��) ! ��) G ��) G ��) G ��) G F0 .0
��) � �) o #�) o 5�) �' \�' >�) v�' @�' �) a0 00
��) � 0�) " ��) # }0 20 �0 �% �0 �0 0 H0
��) � ��) � �� t' ��) � ��) � �) D ��) E ��) G ��) G Z0 90
��) � �a' � �a' � ��) � �� t' ��) G ��) G ��) G �) G "�) G v0 ;0
��) � 0�) L ��) F �0 =0
��) � �a' � 9�) � �0 ?0 �0 0 =0 k0 0 90 �0 ;0 �0 =0 �0 ?0 �0
� �}- �� Z
! � �) m� U�) [� �}- � S&- � 0 J0
[� �}- �� Z
! � �) m� :w- [� e&- D 30 L0
8 �}- � L0 N0
�,- ) �� � �,- � b0 P0
Z
! � �) m� �}- �� 0 R0
8 �,- � �) m� �}- �� �0 T0
�}- �� �}- �� �0 V0
z� �� �) m� �0 X0
8 �,- � �}- � �� � �0 Z0
8 �}- � �}- �� �0 \0
�
) �� �0 ^0
�,- ) �� � 0 `0 %0 `0
�,- � � � z� �� A0 c0
�,- � �) m� �}- �� ~- P� ~- P� '~- ^0 e0
�% �� _ ) |0 g0
_ ) �0 i0
�) m�
a' � �}- � �}- � �0 k0
8 \! �� j:! � _ ) o �0 m0 �0 R0
�% �� � 0 p0
�,- � �}- � �� � E0 r0 P0 P0 k0 P0
8 \�' ;
�0 v0 �0 T0
�}- �� �0 y0 �0 T0
�}- �� �) m�
a' � e&- D 0 |0
�) m� z� �� �}- � ~- � "0 ~0
�,- x� �) m� �}- �� F0 �0
�}- �� �) m�
a' � �}- � �}- D g0 �0 }0 �0 r0 �0 ;0 �0 ?0
a' � e&- D �}- 8 �0 �0
8 �,- � �) m� �}- �� ��) 8 �0 �0
z� �� 7--
�0 �0
8 �u- � 0 �0
8 �u- " <0 �0 X0 �)
Z
! � �) m� C-- � z� �� ��) r0 �0
8 �u- �0 �0
�,- �� �,- �� �0 �0
`-- �
�) m� �0 �0
y- f � g �0 �0
\ - �
��) A =� � �0 �0
$�' o ��) A x - 8 �' ;
�' :
*�) <
� O�' 0 �0
��) A \ - ] 6
) C 60 �0
��) A =� �� zX( c0 �0
��) A =� �
�0 �0
��) A =� o zX( �0 �0
��) A =� � � - �0 �0
\ - �
��) A =� �� zX( �0 �0
\ - �
��) A =� H � - 0 �0
��) A \ - ] �x- B �x- B y- �
T-- >0 �0
��) A =� D zX( k0 �0
\ - �
��) A =� G T-- �0 �0
\ - �
��) A =� E �0 �0
8 N - F \- �0
N - I �[- �0
8 �- {
=� l �0 �0
�z- = �0 �0
bv- > 0 �0
8 �,- � �� � �
) � /0 �0
8 �,- � �,- �� ;0 �0 L0 ^0
8 �- {
=� - Y0 �0
�
) �� �,- o -- o j0 �0
%� 2 (-
�0 �0
�) m� (-
�0 �0 �0
�% �� �) m� �0 �0 0 p0
�,- � �� � �
) � :0 �0
�
) �� �,- � =� �
D0 �0
�
) �� �,- � �'-
=� �
X0 �0
�
) �� �,- � =� �
m0 �0
z� �� �0 �0
8 �u- ) �0 �0
8 q� �� �0 �0
�x �0 �0
8 �% �� \! m� �.-
�" �
�.- �� �0 �0
8 �- {
=� . �0 �0
8 �- {
=� � 0 �0
� �
� �
0 �0
�,- x� �) m� �
) �� :0 �0
�� � l- 8 Z0 �0 w0 �0 �0 �0
8 �% �� \! m� W%-
�0 �0
8 �% �� �) m� �/- x� �0 �0
8 �% �� \! m� �0 �0
8 �% �� �) m� o/- � �0 �0
�7 4 0 �0
8 �7 2 A0 �0
8 �7 5 o0 �0
8 �7 �0 �0 �0 �0 �0 �0 * 0 �0
8 �7 S 0 1 � 0 1 � 0 1 � 0 1 " 0 1
8 � 7 �7 8 O 0 1
8 �7 � 0 1 � 0 1 � 0 1 0 1 ? 0 1
8 �7 � h 0 1 � 0 �0 � 0 �0 � 0 �0
:� � =� �
� 0 1
Z
! � =� �
�W! 0 1
:� � =� �
0 0 1
�a' �
��) �
��) �
=� � L 0 1
x-- �
�-- �-- l 0 1
�-- �
�-- �-- � 0 1
�-- �
�-- �-- � 0 "1
�--
�-- �-- � 0 $1
i-- 8 I� � �A) 8 � 0 &1
8 �,- � �) m� �
) �� ��) 8 0 (1
8 �,- � �) m� 0 *1 0 0 �
8 z� �� �!! m� +-- �
C 0 -1
�' V� �' X� +�' o 9�' o =�' C N�' C S�' o |�' o ?�' o h�' o h 0 /1 � 0 � 0 � 0 ;0 � 0 ?0 !0 1!0 D!0 ;0 ^!0 ?0 w!0 �!0 �!0 ;0 �!0 ?0
�' V� �' X� +�' o 9�' o =�' C N�' C S�' o |�' o ?�' o h�' o ��' o ��' o ��' o ��' o �!0 =1
*�) 8 5�) 8 �' V� F�) W�) j�) |�) �( ��) ��) ��) X� +�' 9�' =�' � N�' � �' b� ��) o ��) o ��) o �) o (�) o =�) o "0 ?1
"�' +�' o 9�' o g�' C n�' C _�' C ?�' C �' o E�' C �' C յ' C b�) C K�' C Ƶ' C ��' C ��' C ��' �' C /"0 A1
( o
�) n ��) 8 "�' �( 8 �( ��' ( �' ��' �' Y ��' C ��' C ��' o ��' o �' o U�' o l( o N"0 C1
½' ��' ��' ��' i�' ��' 8 ��' 8 "�' V�) o Z�' o ��' � ��' � �' k"0 E1
"�' Q�' �( x �( o ��) � ( � �"0 G1
( @�' ��' ��) 8 ��) ��' o �( o �' o �"0 I1 2
�' � "�' ��' 8 i�' w�' �' o g�' C n�' C �' C ��' C ��' � յ' C +�' o 9�' o �' t $�' o ��' o ��' o ��' o u�' o ��' o ��' o ��' o s�' o ��' o Z�' o ��' o �' o ��' o ��' o ��' o ��' o ��' o ��' o �' C �' C 0�' C �' C I�' C �' C a�' C �' C x�' C #�' C !�' C [�' C ��' C =�' C z�' C ��' C �"0 K1
��' g� V�' o f�' o #0 M1 !
"�' g�' C n�' C ��' C ��' C ��' o ��' o �' o E�' C �' C յ' C b�) C K�' C Ƶ' C 9�' o �' t Ӷ' o ��' e ��' e ?�' o S�' o h�' o |�' o H�' C h�' C ��' C �' C ��' C ��' C >�' C i�' C ��' C ��' C � O1 ;
l(
�) n �( 8 �( �( ��' "�' @�' ��' � ��' � ��' � �' $�' ��' � ��' � f�' 8 ��' o O�' � ��' � G�' 8 !$" � 0�' C �' o I�' o +�' o =�' C _�' C �' o -�' o ��) C �) C �( C ( C �' o d�' o յ' C g�' C �' t S�' o ?�' o |�' o h�' o ��' o >�' o ��' o ��' � ��' � �( C �( C 0�' C <�' C ��' C ��' C Q( o �( C �( C o( o 4�' C ��' � H#0 Q1
"�' i�) �( x �( n ��' � ��' � ��' o 5�' o �' o ��' o ��) o ��) o ��) o ��) o ��) o ��) o f�' o t�' o ��' o ��' o O�) o g�) o �) o 6�) o ��) o �) o �) o &�) o ��' o ��' o �( o ( � i#0 S1 "
��) 8 "�' �' Y �' t ��' � '�' o �' o ʷ' o ٷ' o �' o ��' o f�' o t�' o ��' o ��' o �' c �) o �) o �) o 6�) o O�) o g�) o ��' o �' o E�' C �' o ��) C ��) C _�' C ?�' C �) o ��) o ��' o ��' o �#0 U1 )
��' 8 ��' 8 ��) ��)
�) �' V� �' �) �' b� ��) � �' ʷ' ٷ' ��' 8 ��' 8 �' ��' O�' ��' ��) 8�) >�) K�) ��) ��' o ��' o ��) o $�' o
( o ��) o #�) o G�) o ��) o ��) o ��' o u�' o ��) o ��) o ��) o �) o �) o �#0 W1
"�' ��' 8 ��' �' o 9�' o ��' C ��' C ��' � յ' C ��' o ��' o d�' o +�' o d�' o F�' o �' o �' C �' C ��' C �' C �#0 Y1 =
"�' һ' w �( o ��' ��' ��' �( x
�) n i�) _�' C ?�' C ��' 8 ��' 8 �' ��' O�' o ��' ��' � � ( � ��' o ��' o ��) o ��' o }�) o /
( o ��' o ��' o s�' o ��' o ��' o ��' o u�' o ��' o d�' o Z�' o ��' o ��' o ��' o ��' o ��' o �' o +�' o F�' o d�' o �' o ��' C !�' C *�' C 8�' C F�' o S�' o 0�' C <�' C ��' C ��' C ��' C �' � %�' � ( � "( � 2( o �#0 [1
� 4 4�' ��' � ��' � ٻ' �� ��' � �' � I�' o X�' o �' o -�' o _�' C ?�' C �' o =�' C N�' C ��' C �' C �( 8 l( ��' Z 6 ( C M
( o j( u ;( C |( � E�' C $0 ]1 U�'
8 ��) a� ��' ��' 8 ��' T� �' X� \�' 8 ��' 8 >$0 `1
��) U� ��' T� U$0 b1 k$0
��) � �a' � �a' � ��) � �� t' }$0 e1
�a' � ��) � ��) � �� t' �$0 g1
$�' � u�' � ��)
x - � �' � �' � *�) � � � O�' � �$0 i1
��)
�$0 k1
� ��)
�$0 m1
� ��)
B - �
%0 o1
� ��)
(%0 q1
� ]- !
B%0 s1 _%0 o1 %0 o1 �%0 o1 �%0 o1 �%0 o1
&0 o1 /&0 q1
� ��)
B - � J&0 |1 h&0 |1 �&0 o1 �&0 o1 �&0 o1 �&0 o1 �&0 |1 �&0 o1 '0 o1 3'0 |1 T'0 |1 u'0 |1 �'0 |1 �'0 |1 �'0 |1 �'0 |1 (0 |1 #(0 |1 :(0 o1 q(0 o1 �(0 m1 �(0 o1 �(0 o1 �(0 o1 �(0 m1 ")0 m1 G)0 |1
� \ -
d)0 �1
� ��)
� - � ~)0 �1 �)0 m1 �)0 o1 �)0 |1 �)0 |1 '*0 |1 P*0 |1 y*0 |1 �*0 |1 �*0 |1 �*0 |1 )+0 |1 S+0 |1 }+0 |1 �+0 |1 �+0 |1 ,0 |1 +,0 |1 T,0 |1 },0 |1 �,0 |1 �,0 |1 �,0 |1 %-0 |1 Q-0 |1 }-0 |1 �-0 |1 �-0 |1 �-0 |1 .0 |1
� �J � p�" > �z- = �z- 8 �z- 8 {- 8 �R! � �( � E!- � <.0 �1 _.0 q1 q.0 q1
+ \� �.0 �1 �.0 o1 �.0 q1
n�' :
�.0 �1 �.0 q1 /0 m1 '/0 q1 D/0 o1
��) � bX( � �� g/0 �1 }/0 |1 �/0 |1 �/0 o1 �/0 q1
��) � ��) ��) � ( � �/0 �1 �/0
��) � bX( � ��) 00 �1
� ��)
��
� \ -
h - 8 *00 �1
� ��)
��
� \ -
?00 �1
� N -
P00 �1
8 �
) �� �!! m� d00 �1 }00 k1
� -
�00 �1
�a' 9
�00 �1
�a' 7
�00 �1
I�
b- � �00 �1
j:! 3
b- � �00 �1
٧( 2
b- � 10 �1
��& 4
b- � :10 �1
�� 5
l- � [10 �1
{10 �1
��)
�� � �10 �1
�a' 8
�10 �1
�J
�10 �1
\!
�10 �1
�a' 6
�10 �1
��)
�/- �
20 �1
��) �
��) �
��)
t' � (20 �1
��) � 0�) L 9�) � ?20 �1
�a' �
��)
t' � X20 �1
� \�' � n20 �1 ~20 h' �20 j' �20 l' �20 l' �20 l' �20 l' 30 q'
9y' �� u� 2� -30 2
8 9y' �� u� 2� B30
2 Z30 q'
8 Z
! I� ( 1e* "� k30
2
8 9y' �� ( 1e* "� �30 2
8 9y' �� �' �' ( �30 2 �30 s'
8 9y' �� qf* �f* ( �30 2
8 9y' �� �> B =S( �30 2 40 u'
8 9y' �� ^M 8 ( 7e* 40 2 *40 2 @40 w* R40 w*
}` �� �J R� g40 2
��& ^� ܹ- � �- � �40 2
��& ^� �7 � �40 "2
B ��& ^� �40 $2
��& ^� �40 &2
��& ^� 8�! c t( c �40 (2
L� ��& ^� 50 *2 750 $2 U50 $2 p50 $2 �50 $2 �50 $2
8 ��& ^� U b� �50 12
8 ��& ^� �50 32 �50 32 60 &2 60 &2
��& ^� U b� 560 82
��& ^� ��- B J60 :2
��& ^� ��- B e60 <2 �60 <2
��& ^� ��- � �60 ?2
��& ^� ��- � �60 A2
��& ^� ��- � �60 C2
��& ^� ��- � Ĺ- � ȹ- � ̹- � й- � Թ- � �60 E2
��& ^� � 8 70 G2 /70 32 K70 2 d70 E2 }70 32 �70 2 �70 "2 �70 $2 �70 &2
O� ��& ^� 80 Q2 280 *2 P80 $2 m80 $2 �80 $2 �80 $2 �80 $2 �80 $2 �80 12 90 32 )90 32 G90 32 _90 &2 p90 &2 �90 82 �90 :2 �90 <2 �90 <2 �90 ?2
:0 A2 ':0 C2 @:0 E2 Y:0 32 r:0 G2 �:0 2 �:0 2 �:0 &2 �:0 &2 ';0 "2 K;0 $2 g;0 &2 �;0 *2 �;0 $2 �;0 $2 �;0 $2 �;0 $2 <0 $2 1<0 $2 M<0 12 g<0 32 }<0 32 �<0 $2 �<0 &2 �<0 &2
��& ^� g � ~b' �<0 ~2
��& ^� � h� �<0 �2 =0 82 -=0 :2 H=0 <2 d=0 <2 �=0 ?2 �=0 A2 �=0 C2 �=0 E2 �=0 G2 >0 2 +>0 2 M>0 &2 r>0 &2 �>0 "2 �>0 $2 �>0 &2 �>0 Q2 ?0 *2 8?0 $2 U?0 $2 s?0 $2 �?0 $2 �?0 $2 �?0 $2 �?0 12 �?0 32 @0 32 -@0 32 E@0 $2 i@0 &2 z@0 &2 �@0 �2 �@0 82 �@0 :2 �@0 <2 �@0 <2 A0 ?2 /A0 A2 LA0 C2 eA0 E2 ~A0 32 �A0 G2 �A0 2 �A0 2 �A0 &2 $B0 &2 PB0 "2
��& ^� �) 8 uB0 �2 �B0 �2 �B0 $2 �B0 &2 �B0 *2 C0 $2 <C0 $2 [C0 $2 wC0 $2 �C0 $2 �C0 $2 �C0 12 �C0 32 �C0 32 D0 $2
��& ^� C. � =D0 �2 aD0 $2
��& ^� Y� � �D0 �2 �D0 $2 �D0 $2 E0 &2 E0 &2 1E0 �2 ME0 �2 qE0 82 �E0 :2 �E0 <2 �E0 <2 �E0 ?2 �E0 A2 F0 C2 /F0 E2 IF0 G2 tF0 &2 �F0 &2
��& ^� �� � �F0 �2
�
! ~� �F0 �2
�� ' G0 �2 G0 -� 2G0
EG0 2 WG0 2
�
! ~� V 8 cQ( 3 XQ( 4 oG0 �2
�
! ~� :h* g� �G0 �2
8 ��& A� �7 � 2� �G0 �2
8 ��& �� �g R� $�& E� ( �G0 �2
�� �% I� �G0 �2
��& # �G0 �2
��& �� �) 8 ] 8 ( �G0 �2
��& �� ( �G0 �2
��& �� �� � ( �A � H0 �2
��& �� \! H� ( *H0 �2
��& �� ]�& � ( =H0 �2
��& �� �K( ( PH0 �2
��& �� DK( � TK( � gH0 �2
r& W C. � �H0 �2
�q ^� g B V x� B � � �H0 �2
�q ^� g B 3 B Vt ?�- �m B F�- B �H0 �2
�q ^� g B Vt ?�- �m B F�- B �H0 3
8 �% � g B 3 B �H0 3
8 ��& �� �g R� �i* B ( �H0 3
�� �% I� I0 3
��& N I0 3
��& �� �) 8 ] 8 ( /I0 3
��& �� \! = ( BI0
3
��& �� ( �� � Qj* G �A � XI0 3
��& �� Y� �� Ej* nI0 3
��& �� 0�& B ( �I0 3
��& �� �K( ( �I0 3
��& �� �K( ( 0�& B �I0 3
�� ��& ^� �7 � =� `� �I0 3
�� ��& ^� �7 � =� � J0 3
B �7 � =� � ��- ?^ �P �� J0 3
�� ��& ^� BJ0 3 \J0 3
�� ��& ^� C. H qJ0 "3
�� ��& ^� C. � �J0 $3
�� ��& ^� �7 � �J0 &3
��& ^� �% I� �J0 (3 �J0 (3 �J0 (3 �J0 (3 K0 &2 'K0 32
�� ��& ^� � � DK0 /3
�� ��& ^� + G `K0 13
�� ��& ^� \�- � |K0 33
�� ��& ^� � � �K0 53
8 ��& ^� � � �K0 73
�� ��& ^� � � �K0 93
�� ��& ^� �7 � �K0 ;3 �K0 3
8 ��& ^� �) �� L0 >3
�� ��& ^� ) � L0 @3 -L0 32
�� ��& ^� �I$ c� �z � ��
B CL0 C3
�� ��& ^� � h� _L0 E3
�� ��& ^� C. � �- 8 ��
B xL0 G3
��& ^� ڶ- �� �L0 I3
�� ��& ^� � 8 �L0 K3 �L0 32
�� ��& ^� �J R� �L0 N3 M0 ~2 )M0 3
�� ��& ^� ��
B >M0 R3 ZM0 R3 vM0 R3 �M0 R3 �M0 -� �M0 V� �M0 V� �M0 -� N0
8 �g R� І- E N0 \3
8 ��& � x~& ^ 3N0 ^3
8 �g h� + � TN0 `3
8 ��* q� �g R� m� qN0 b3
�� �g R� ��* � �N0 d3
� �g R� �N0 f3 �N0 f3
��* � ��* � �
' � �
' t �N0 i3 �( �# �N0 �. O0 %
�g R� GO0 n3 uO0 �% �O0 �O0 ( �O0 �O0 �O0 ( P0 -� P0
2P0 ( IP0 `P0 vP0 �P0 �P0 ( �P0 �P0 ( �P0 �%
�g R� �* t
Q0 �3
�g R� �* s W>" *Q0 �3 SQ0 V� dQ0 V�
B ��* uQ0 �3
�� �* T� �* P �Q0 �3
B �g h� ��* � � B m� �Q0 �3
� �g R� ��* � ��* P ��* U ��* � � B �Q0 �3
�g R� � � �Q0 �3
W� �g R� �Q0 �3 �( �#
Ϫ :^ �" B R0 �3
� �g R� &R0 �3 &�( �# l�( % ד( �# ��( %
�g R� ��* �� 8R0 �3
�g R� �
' � qR0 �3
��* � �
' � �
' t �R0 �3 �R0 V� �R0 -� �R0 V�
�g R� iI U� �R0 �3 ��( �#
8 �* T� �* P #S0 �3 4S0 �3 �( �#
8 ��* q� BS0 �3 ZS0 '#
8 ��* � nS0 �3 �S0 -� �S0 � Б( '# �S0 �3 �( �# �S0 �S0 (
�g R� ��* � + �� �S0 �3
T0 -� "T0 � 7T0 GT0 ( XT0 ( lT0 -� �T0 � �( '# v�( �#
��* �T0 �3
�� �g R� 7a' �� ��* �� �T0 �3 �T0 �3 U0 �3 3U0 �3
�� �g R� 7a' �� �' �� ��* 8 \U0 �3
8 �g R� 7a' �� f�* �� uU0 �3 �U0 �U0 ( �U0 ( ��( �# J�( �#
�g R� f�* � ��* 8 �U0 �3 �U0 #! V0 (
�g R� 7a' �� ��* �� G�( �3
�g R� 7a' �� �) 8 /V0 �3
� �g R� 7a' �� �d 8 AV0 �3
�g R� 7a' �� �' � � B RV0 �3
�g R� 7a' �� յ& � ?_' A N_' B jV0 �3
8 �g R� 7a' �� iI U� � B �V0 �3 �V0 -�
�g R� �" � �V0 �3 ��( �# ��( �# ��( �# ��( �# V�( �# �V0 % �V0 % W0 %
�g R� ��( �3 ��( �3 W�( !# @�( ## "�( %# W0 % ۖ( '# �( )# )W0 %
�g R� �* ��* 8 FW0 �3
�g R� �� �� ��* 8 dW0 �3
�g R� ��* 8 ~W0 �3 �W0 % t�( �% �( +# �W0 �3 �W0 �3
�g R� �* ܗ( 4
� �g R� iI U� �W0 4
B !�* B X0 4
8 �g R� ?�* � 0H) BX0 4
�g R� 8�* B bX0 4
8 �g R� �6 B � A ݆- B �- 8 �X0
4
� �g R� ��* �� �X0 4 �X0 4
�� �g R� �� V� �X0 4
��* �M ��* � �� �M ��* � ��* A �� � �X0 4 Y0 #!
� �g R� ��* � � B #Y0 4 :Y0 !!
� �g R� iI U� E� B QY0 4
�g R� ��* � iI U� � B eY0 4 �Y0 %
� �g R� ��* U� �Y0 4 �Y0 % ]�( �#
B �g h� ��* � E� B �Y0 #4 �( �#
�� �g R� 7a' �� f�* �� ��* 8 �Y0 &4 Z0 '#
�g R� ��* � iI E� B ,Z0 )4
�g R� ��* �� E� B FZ0 +4
�� �g R� ��* �� E� B ZZ0 -4
8 �g �� ��* � ��* lZ0 /4
8 �u- e �Z0 14 �Z0 14
8 �u- h �Z0 44
n�, � ��, 8 �Z0 64
`( � U ? �Z0 84
n�, � Y )� [0 :4 +[0 84
n�, � <� 8 A[0 =4
`( � �' � ^[0 ?4
n�, � ��
c� :� B {[0 A4
n�, � �7 f� �[0 C4 �[0 C4
n�, � Y � �[0 F4
n�, � �' � �[0 H4
n�, � � � \0 J4
n�, � �7 f� �A � <\0 L4
n�, � � � T\0 N4
n�, � �x �� �A � rc' �� ��, � ��, � |\0 P4
`( � �% I� 2� B ^+ ~ ^+ ^+ � �\0 R4
n�, � ��, 8 �\0 T4
n�, � w�, 8 �) 8 �\0 V4
� ) L� ��, � ��, � ��, � �\0 X4
� `( � � ) L� �\0 Z4
� � ' KJ B� ]0 \4
8 ��, ��, �" ']0 ^4
`( � v6' 3 �, � B]0 `4
`( � � L� S]0 b4
`( � � ' B � 0 �A � s]0 d4
n�, � � ) L� �]0 f4
`( � � ) L� ��, 8 �]0 h4
n�, � �]0 j4 �]0 j4
8 `( � � ) T� 8* U� �]0 m4 ^0 =4 *^0 =4
n�, � �7 � =^0 q4
n�, � ��
c� :� B ��, 8 Y^0 s4 r^0 C4 �^0 C4
n�, � �' � ��, , 8* ^� �^0 w4
n�, � � m� �^0 y4
n�, � ��& �� �^0 {4
n�, � pk a� �z b� V� B \� B _0 }4
n�, � �A � _0 4 +_0 C4
n�, � � B @_0 �4 X_0 P4
8 `( �
�% I� 2� B ^+ m
^+ n
^+ o
i_0 �4 z_0 m4
8 n�, � �7 �� �_0 �4
8 n�, � �7 f� �_0 �4 �_0 C4 �_0 C4 `0 A4 `0 �4 5`0 C4 X`0 C4
n�, � � �� {`0 �4
n�, � ��, B �`0 �4
n�, � �R) E �w B �`0 �4 �`0 �4
n�, � �A C �, 8 �, 8 �`0 �4 �`0 :4 �`0 F4
n�, � U�, &� a0 �4 0a0 P4
8 `( L
�% I� 2� B ^+ � ^+ � ^+ � ?a0 �4 Na0 y4 ka0 =4 ~a0 s4
n�, � �' � ��, A 8* ^� �a0 �4 �a0 {4 �a0 4 �a0 C4 �a0 �4 b0 �4
8 `( �% I� 2� B ^+ �
^+ �
^+ �
b0 �4
8 `( �% I� 2� B ^+ �
^+ � ^+ � (b0 �4 8b0 V4 Mb0 q4
`( �) 8 ob0 �4 ~b0 :4 �b0 F4 �b0 P4 �b0 �4 �b0 j4 �b0 m4 c0 =4 c0 =4 1c0 =4 Hc0 =4 ]c0 �4 pc0 �4 �c0 C4 �c0 C4 �c0 A4
n�, � ��, � �c0 �4
n�, � �) B ��, B �c0 �4 d0 �4 !d0 s4 :d0 w4 Pd0 �4 dd0 C4 �d0 C4 �d0 �4 �d0 �4 �d0 �4 �d0 �4 �d0 {4 e0 �4
n�, � � �� 2e0 �4
8 `( & �% I� 2� B ^+ ^+ ^+ Ee0 �4 Ve0 P4
� `( & � ) L� ge0 �4 �e0 \4 �e0 f4 �e0 f4
n�, � � ) L� ��, 8 ��, � �e0 �4
`( & �A ?^ �e0 �4
`( & v6' 3 �, � f0 �4
`( & � L� -f0 �4
`( & � ' B � O �A � Of0 �4 mf0 f4
`( & � ) L� ��, 8 ��, 8 �f0 �4 �f0 j4 �f0 =4 �f0 �4 �f0 {4
n�, � �' � �d' �� g0 �4 g0 }4 7g0 N4 � ) �4 � ) j4 ]g0 �. rg0
�g0 %/ �g0 �
w � �% I� 2� ��* � ��* � ��* � �g0 �4
w � �g0 �4 �g0 �4
w � ]�* �g0 �4
`�) e f�* �g0 �4
8 w � ! k d�& A �g0 5
w � � h h0 5
w � ! k P�* n h0 5
8 w � ! k (h0 5 =h0 �4
w � �% I� 2� ��* � ��* ��* `h0
5 ph0 �4
��* � �) 8 }h0
5
w �% I� 2� ��* ��* ��* �h0 5 �h0 �4 �h0 �4 �h0 �4 �h0 �4 �h0 5 �h0 5
b�* �) 8 i0 5 i0 5 +i0 �4
w � �� k Pi0 5
� r! ]� _i0 5
� %�* ^� 0�* 8 �i0 5
��* � �i0 !5
w � V� �u �i0 #5
g� � � h� �i0 %5
8 ! k C�* � P�* n �i0 '5
8 �* �* � �i0 )5
��* � �* j0 +5
w � ��* � 3j0 -5
V� � g� � �* � Jj0 /5 fj0 X4
Q0' 8 � ) 5� ��, � ��, � ��, � �j0 25 �j0 X4 �j0 25 �j0 X4 k0 25 &k0 � 7k0 Dk0 (
8 �u- T Rk0 ;5
8 �u- � nk0 =5 �k0 14 �k0 44
8 �u- � �k0 A5
8 �u- � �k0 C5
<b' � �7 � �k0 E5
8 <b' � �k0 G5
8 <b' � �7 � l0 I5
8 <b' � ? � l0 K5 !l0 G5
<b' � &�, 8 1l0 N5 Fl0 E5
<b' � ��& �� Vl0 Q5
<b' � ��, �� fl0 S5 vl0 I5 �l0 E5 �l0 G5 �l0 I5 �l0 K5
�, U L �l0 Z5 �l0 G5
8 <b' � ��, j� �l0 ]5
<b' � �' � ��, � �M g m0 _5
<b' � �7 f m0 a5
8 �, �7 f� 1m0 c5
�, �7 f� Gm0 e5 gm0 e5
�, ��
c� :� B �m0 h5 �m0 E5
<b' � �) � �m0 k5 �m0 a5 �m0 N5 �m0 Q5 �m0 I5
8 ��, F
�" B ��& B ��,
� n0 q5
8 ��, F
�& B ��& B ��,
� 7�& � n0 s5 6n0 �� ��( %
8 �g R� �) 8 �( w5 ��( �# �( �# !�( �#
�g h� �� � �A � �( |5 ��( �# �( �# s�( �# Kn0 -� Xn0 � en0 ( sn0 '#
8 �g R� A�( x� ( �5 �( �# =�( w5 '�( '# �( '#
8 �g h� �� o Qj* G �A � o�( �5
8 �g R� Y� �� �( C�( �5 >�( �# V�( �#
8 �g R� 0�& B W�( �5
�g R�
a' � �" Q �) 8 �n0 �5
�g R� ��* 8 X�( �5 ��( �# �( �#
8 �g R� c�* ^ 0�& B ��( �5
8 �g h� DK( � TK( � ɔ( �5 ��( �#
8 �g R� q� �� 2�( �5 ��( '# �n0 i �n0 %
8 �� W �g R� � ! �5
� � �!! $� �) 8 �n0 �5 �n0 �5 �n0 d o0 �% %o0 �% So0 %
� � �
� $� [N � �o0 �5
� �
� $� [N � �o0 �5
�% I� h�* 8 ��) �5 �o0 �%
P �h" ��- � ֙ � �=) �5 �~' ,! �o0 d �o0 �% p0 �%
� \! m�
a' � Bp0 �5 Np0 �5 ]p0 d
� � � 4�) >�) ,Y( �|' �5 np0 5
�% �� \! m� U�) [� d�) �p0 �5
[� �% �� \! m� d�) [/- f/- �p0 �5
� � N�) � �) 8 �p0 �5 �p0 �5 �p0 �5
��+ � �' �� q0 �5 .q0 L/ Fq0 P/ Zq0 ?& {q0 F& �q0 ?& �q0 ?& �q0 J& �q0 p& �q0 ?& r0 ?& ,r0 M& Er0 ?& \r0 P&
=� M� �3( �) 8 ur0 �5 �r0 d&
8 =� M� �� w� �! x� �r0 �5 �r0 f& �r0 h& s0 j& Is0 l&
=� M� ��* :^ ��* ws0 �5 �s0 p&
`�, � A�( x� �s0 �5 �s0 t& t0 ?& It0 ?& tt0 x& �t0 x&
`�, � �* B �* � �t0 �5
=� M� �R' � X�, B �( B �t0 �5
=� M� �) 8 d�& A F�* 8 u0 �5
=� M� Ԧ' 8 #u0 �5 ;u0 �% Nu0 �-
=� �� �d 8 bu0 �5
B =� M� uu0 �5 �u0 �%
=� M� � {� �u0 �5
=� M� �, 8 %�, B �( @� �u0 �5 �u0 f& �u0 h& v0 ?& Bv0 x&
=� M� V* ]� mv0 6 �v0 x&
`�, � �* b F�* 8 �v0 6 �v0 ?& w0 �5 w0 �5 :w0 ?&
8 =� M� Mw0
6 dw0 �5
=� M� e( 8 vw0
6
=� M� ��, �w0 6 �w0 d& �w0 h& �w0 j& x0 l& Ax0 �% Ox0 �5
=� M� �, 8 gx0 6 �x0 ?& �x0 �% �x0 �5 �x0
6 �x0 6 �x0 h& �x0 j& )y0 l& Xy0 ?& ky0 ?& }y0 �5 �y0
6 �y0
6 �y0 h& �y0 j&
=� M� g �� �) 8
z0 (6 )z0 l&
=� M� d�& B ��, B Xz0 +6 yz0 F& �z0 �5 �z0 �5 �z0 �5 �z0 �% �z0 �5 �z0 ?& {0 J& ,{0 M& E{0 P& ^{0 j& �{0 l& �{0 ?& �{0 x& |0 6 G|0 x& t|0 �5 �|0 �5 �|0 �% �|0 �5 �|0 6 �|0 �5 }0 f& 0}0 h& Q}0 j& �}0 (6 �}0 l& �}0 +6 �}0 �5 !~0 �.
[N � �) K6
� � X�) � 8~0 M6 P~0 M6 h~0 M6
� � � X�) � ~0 Q6 �~0 M6 �~0 M6 �~0 M6 �~0 Q6
8 6 &� ��) � 1�) W6
8 I �� ��# X �~0 Y6 0 a� 0 a� +0 � C0 � [0 �
8 I �� ��# ?^ 6$ � )8$ � r0 `6
�X �� �� � �� � �0 b6
�X �� �� � )� � �0 d6 �0 � �0 � �0 � �0 a� 4�0 a� L�0 a�
db" �� ��# �� a�0 l6 |�0 l6 ��0 a� ��0 �5 Ѐ0 !
�% �� o �� ހ0 r6
db" �� �A �� � $ B
$ B �0 t6
8 ��
� �Z) 8 C. �6 � � � �0 v6
8 ) |� &�0 x6
P �h" ��- � ֙ � :�0 z6
f}- � ��& 7}- � N}- o D�0 |6
\ - ] Ef- � x; L Y�0 ~6
f}- � ��& t}- G 7}- � N}- o n�0 �6
� � X�) ��0 �6
��) � �a' � 0�) P ��0 �6
Z
! x� q� �� M E� ��0 �6 ʁ0 �� ف0 �� �0 � ��0 �� �0 �� &�0 � >�0 �� Z�0 �� w�0 � ��0 �� ��0 �� ɂ0 � �0 �� �0 �� �0 �
8 �-
؋- =�0 �6
8 Z
! x� �-
̋- ؋- hJ) q� [� X�0 �6 i�0 y�0 ��0 � ��0 � ��0 � ˃0 � ݃0 � �0 � �0 � "�0 � :�0 � [�0 � {�0 � ��0 � τ0 �
�% �� : T� �0 �6
�% �� : R� �0 �6 �0 � <�0 � b�0 � |�0 � ��0 � ��0 � ��0 � �0 � ��0 � �0 � 0�0 i K�0 i t�0 � ��0 �
s�& i� n� �� �! - ��0 �6
8 t�- ? � ��0 �6
j:! � �J) � �J) � �P' K� ]J) . tL) 8 ~L) � І0 �6
�g R� �) 8 �Z) � : � �0 �6
}` �� .c' � a' � �P' K� �0 �6
}` �� a' !� �0" & �( 0 � �3" 8 �0 �6
\! � =� � <�0 �6
($ �� 2$ �� T$ t, >$ _$ Q�0 �6
($ �� 2$ �� c� �� �" �� t, >$ N$ �� c�0 �6
q� [� YL) 2� 4 �� L) � �K) �� L) x�0 �6
� �' � �O � ��0 �6
8 �% �� \! m� � �.- � /- � /- �.- �� ��0 �6 ̇0 �6
�}- �
#� � 5~- o �0 �6
�.- �� �w' � � A/- o ��0 �6
�� � J �# 8 �0 �6
8 �u- � �u- t- � *t- � �w' ��( V � &�0 �6 O�0 ��
�}- �
C~- o �- b�0 �6 ��0 � ��0 � ��0 T#
� ^ B� G�) T�) ؈0 �6 �0 -� �0 -� �0 V� .�0 -� I�0 V� _�0 -� }�0 V� ��0 V�
� � �# W K�# �� ��0 �6
8 Z
! x� ̋- ؋- hJ) q� [� ��0 �6
8 �
2� [a -� ԉ0 �6
B �% � S�- B ^�- B �" B Vt ?�- �m B F�- � �0 �6
B �% � �" B Vt ?�- �m B F�- � �0 �6
B �% � S�- B ^�- B �" B 3 B Vt ?�- �m B F�- B �0 �6
B �% � �" B 3 B Vt ?�- �m B F�- B =�0 �6
B �% � S�- B ^�- B �" B a�0 �6
B �% � g B V x� B � � {�0 �6
B �% � g B ?�- �m B F�- � ��- n B ��- � ��0 �6
B �% � g B ?�- �m B F�- � ��- n B ��- � ��- ��- B - � ��0 7
B �% � g B ?�- �m B F�- � ��- n B ��- � ��- ��- B - � ϕ- ֕- B ܕ- � ��0 7
B �% � g B ?�- �m B F�- � ��- n B ��- � ��- ��- B - � ϕ- ֕- B ܕ- � �- �- B ��- � ��0 7
B �% � g B ?�- �m B F�- � ��- n B ��- � ��- ��- B - � ϕ- ֕- B ܕ- � �- �- B ��- � �-
�- B �- � ϊ0 7
B �% � g B ?�- �m B F�- � ��- n B ��- � ��- ��- B - � ϕ- ֕- B ܕ- � �- �- B ��- � �-
�- B �- � �- $�- B *�- � �0 7
B �% � g B ?�- �m B F�- � ��- n B ��- � ��- ��- B - � ϕ- ֕- B ܕ- � �- �- B ��- � �-
�- B �- � �- $�- B *�- � 7�- >�- B D�- � �0 7
B �% � g B 3 B Vt ?�- �m B F�- B �0
7
B �% � g B Vt ?�- �m B F�- B �0 7
�% � g B V B x� B h�- B x�- ��- � �w +�0 7
�% � S�- B ^�- B �" B � B <�0 7
� �g R� W�0 7
wy- �% y q�0 7
� ��) � bX( � �� ��0 7
8 }` �� � �D$ _" 7 ��0 7
��- i� ��- - ً0 7
��& ]� &* B =* B � * � �0 7
m�) b ��* � ��0 "7
� � � 6 (� �0 $7
\�' V� �) 8 4�0 &7
� � �# W ��# z �# (7 J�0 7 `�0 7 ��0 7 ��0 7 ό0 7
db" �� �0 /7 ��0 7
a' � �� � �0 27
ˀ F4" 8 Q4" 8 5�0 47
Z
! x�
a' � �� � H�0 67
P� �! �� Tt* 87
I$ � gx
� e�0 :7
� ��) � bX( � �� t' ~�0 <7
� ��) � bX( � �� \�) ��0 >7 ��0 >7
� ߍ0 A7 �0 A7 �0 7 .�0 >7
�' �� H�0 F7 [�0 A7 n�0 >7 ��0 >7 ��0 >7 ��0 >7 ێ0 7 ��0 >7
w � `�) e f�* �0 O7 �0 >7 .�0 >7 E�0 >7 \�0 >7 y�0 >7 ��0 >7 ��0 >7 Ώ0 >7 �0 >7 ��0 >7 �0 >7 ,�0 >7
� � � � ?�0 ]7 \�0 ]7
� � � � � y�0 `7
Z
! x� �) m�
a' � �� � ��0 b7 ��0 7
� Ȑ0 e7 ܐ0 e7
� KJ B� �0 h7 �0 h7 �0 h7 ,�0 h7 @�0 h7 T�0 h7 h�0 h7 |�0 h7 ��0 \4
� � � ` ��0 r7 ��0 r7
� � � � ` ԑ0 u7 �0 u7 �0 u7 �0 u7 0�0 7 Q�0 7 {�0 27
g� Ȯ! \� HL) 8 ��0 }7
)� �g R� ��0 7 Ò0 A7 ؒ0 A7
� � � � #� �0 �7 �0 �7 2�0 �7 K�0 )! b�0 )!
8 ��) � bX( � �� t' y�0 �7
� �g h� 7a' �� ��0 �7
Z
! � ��- ��0 �7
P� �g R� ��0 �7 Փ0 27 ��0 7 �0 >7 0�0 7 P�0 7 q�0 >7 ��0 >7
�u- e �$ C +�$ C gd( C ��0 �7 9�! � ��0 27 ݔ0 7 �0 /7 �0 /7 �0 � K�0 �
� �! � L) � q�0 �7 ��0 /7 ��0 7
8 O' +� 2� ��& o �N' �7
a' � �M' %� ��0 �7 ӕ0 / �U' �(
�% �� � B �� �� 5�% �� �0 �7
�0 >7
wy- ��( z !�0 �7
db" �� G^ B� R� z ��# z H�# �7 5�0 /7
�� �� I�0 �7 [�0 >7 ��0 >7 ��0 >7 ֖0 >7 ��0 >7 $�0 >7 M�0 >7 t�0 >7 ��0 >7 ��0 >7 �0 >7 �0 >7 9�0 >7 _�0 >7 ��0 >7 ��0 >7 Ϙ0 >7 ��0 >7 �0 >7 C�0 >7 g�0 >7 ��0 >7 ��0 >7 ֙0 >7 �0 >7 �0 >7 5�0 >7 Z�0 >7 u�0 >7 ��0 >7 ��0 >7 ֚0 7 �0 /
�w :�% A � A �0 �7
� � 6 �0 �7
1 &" , g �� � * B +�0 �7
B � 6 B =�0 �7
&" , >&* � @!* / H&* � b�0 �7
� � 6 B F�) � |�0 �7
� � 6 B �" B F�) � ��0 �7
1{- C \ - �
��0 �7 0 7 ٛ0 7 ��0 7 �0 7 .�0 7 A�0 >7 f�0 27 ��0 >7 ��0 27
a' � �� � Ĝ0 �7 �0 >7 ��0 >7
�% �� \! m� �.-
�" �
+ q� �� � - �0 �7 !�0 7
�% �� @4& w� : j� +�0 �7
�� |v' � Z� � �g h� 9�0 �7
8 �g R� 7a' �� �' � O�0 �7 d�0 7 {�0 7 ��0 7 ��0 7 ̝0 �1 �0 7 #
� � � \ - �
p�" > �z- = CY- 8 �z- 8 "�' V�) o �9- C �9- C �9- C :- C ;:- C ]:- C ��' C ��' C J�) C `�) C �z- C �:- C �:- C ��' C <�' C 0�' C �:- C ��' C �Y- C �' C K�' C ��' C 2�' C c�' C �' C �z- C ;- C �0 8 -�0 7 F�0 7 Y�0 7 v�0 27 � F"
�% �� { j�% �� t�% ,� n ��0 8 ��0 A7 Ğ0 >7 ߞ0 >7 ��0 >7 �0 >7 (�0 >7 :�0 >7 G�0 >7 _�0 >7 r�0 >7
}` �� �F$ �F$ �� 2� B ��0 8
� � �# W G^ � g$ W q�# z ��# z ��0 8 ��0 7 0 7 ՟0 7 �0 7 �0 7 �0 7 4�0 7 L�0 7 i�0 7
�c# S� �� � � B ��" 8 ��0 "8
�c# S� �
S� ��0 $8
�c# S� �
S� g �? ��0 &8
�c# S� ��
Ơ0 (8
�c# S� �
S� [N �� � �? ޠ0 *8 ��0 "8 �0 $8 $�0 &8 ;�0 (8 S�0 *8 j�0 � ��0 � ��0 � ̡0 y
}` �� �# W �� s� �0 58
�0 � #�0 i ?�0 i c�0 � {�0 i ��0 i ��0 i �0 i ��0 T �0 i
}` �� #� C� 2�0 A8 O�0 i c�0 � ~�0 � ��0 4 ��0 i ϣ0 �
��! � � �0 I8
}` �� �� #� �0 K8
}` �� 0� �0 M8 5�0 �
}` �� c� �� L�0 P8 b�0 � ��0 � ��0 � ��0 � ߤ0 58 ��0 � �0 � !�0 � 3�0 � O�0 i b�0 � z�0 � ��0 i ��0 � ߥ0 � �0 �0 y
8 }` �� � .�0 c8
�
S� ¶ 8 M�0 e8
�
S� e( 8 f�0 g8 �0 9 ��0 9 ��0 �
�c# S� ?�! B ��! B ��! B յ B '� B � B Ʀ0 l8 �0 [( �0 4 �0 � /�0 � B�0 i U�0 i m�0 � ��0 �
}` �� '� B Ξ" B ɞ" B " � ## � ��0 v8
}` �� '� B Ξ" B ɞ" B t B � B " � ��0 x8
}` �� '� B Ξ" B ɞ" B � B t B � B " � ϧ0 z8
�
S� � �0 |8 ��0 |8 �0 � "�0 4 ;�0 4
�
S� B ^�0 �8
�
S� �� 8 {�0 �8 ��0 Q ��0 Q
�
S� t 8 �F 8 Ϩ0 �8
�
S� � B $� B -� B 6� B ?� B H� B P� B �0 �8
�0 4 +�0 S J�0 S
�
S� g e�0 �8 ��0 4
�
S� U B � B x� B ��0 �8 ǩ0 �
�
S� U B ߹! B �0 �8 �0 4
�
S� � �?" �0 �8
�
S� U B � B ;�0 �8 T�0 4 k�0 � ��0 � ��0 � Ǫ0 � �0 9 ��0 4 �0 4
�
S� � 9�0 �8 V�0 " m�0 9 ��0 i ��0 i �0 i �0 i
}` �� 6 0� ��# X �`! B H�0 �8 s�0 i ��0 i ��0 i ʬ0 � ެ0 i �0 � �0 �
}` �� �� #� G^ 5� '� �0 �8
}` �� U�" \�" q3 '� 5�0 �8 L�0 l�0 [( ��0
��0 ҭ0 � �0 �
�0 � �0 � 5�0 � G�0 � Y�0 � k�0 � ��0 � ��0 i ��0 i �0 i �0 i ;�0 i
}` �� �
S� � Y�0 �8
}` �� � s�0 �8 ��0 � ��0 i
�
S� H�# P�# n� V B z� B �# B x� B � B ׯ0 �8 �0 � �0 � #�0 � F�0 i `�0 � p�0 '
�
S� �c# B ��0 �8 ��0
��0 � ۰0 � �0 � �0 #�0 58 >�0 �
}` �� g X�0 �8
}` �� g �� r�0 �8 ��0 �8 ��0 �8 ̱0 �8 �0 �8 �0 � �0 i <�0 i `�0 i ��0 � ��0 i IJ0 i �0 i �0 i 9�0 i Q�0 T o�0 i ��0 A8 ��0 i ��0 � ׳0 � �0 � �0 4 �0 i C�0 � U�0 I8 u�0 K8 ��0 M8 ��0 � ��0 P8
}` �� L�# �� ִ0 9 �0 � �0 � 3�0 58 J�0 � \�0 � n�0 � ��0 i ��0 � ��0 i ε0 �0 y ��0 g8 �0 g8 +�0 9 D�0 9 `�0 � t�0 � ��0 � ��0 � ܶ0 � �0 � �0 i �0 � '�0 � A�0 � Y�0 � p�0 v8 ��0 x8 ��0 z8
}` �� "n 8 ��0 "9 ߷0 |8 �0 |8 �0 � �0 4 1�0 4 T�0 �8 q�0 �8 ��0 Q ��0 Q Ÿ0 �8 �0 �8
�
S� l� v� }� �� 8 � �0 /9 "�0 4 @�0 S _�0 S z�0 �8 ��0 4 ��0 �8 ܹ0 � �0 �8 �0 �8 9�0 �8 R�0 4 i�0 � ��0 � ��0 � ź0 � �0 9 ��0 4 �0 4 7�0 �8 T�0 " k�0 9
}` �� ;�# � ��0 F9
}` �� 6 � ��# X �`! B ;�# � ��0 H9 0 i �0 � �0 i 1�0 � E�0 i Z�0 � n�0 � ��0 � ��0 �8 ��0 �8 ϼ0 �0 [( �0
1�0 U�0 � m�0 � ��0 � ��0 � ��0 � ��0 � ˽0 � �0 i �0 � 2�0 i ]�0 i w�0 �8 ��0 � ��0 i Ҿ0 i �0 � ��0 '
�0 �8 %�0 � =�0 � R�0 58 m�0 � ��0 � ��0 i ��0 i �0 � ��0 i %�0 i N�0 i f�0 T ��0 i ��0 A8 ��0 i �0 � �0 � �0 � �0 4 4�0 i X�0 � j�0 I8 ��0 M8 ��0 � ��0 P8 �0 � �0 � �0 58 &�0 � 8�0 � J�0 � f�0 i y�0 i ��0 ��0 y ��0 g8 ��0 g8 ��0 9 �0 9 $�0 "8 B�0 $8 [�0 &8 v�0 (8 ��0 *8 ��0 � ��0 � ��0 � �0 � �0 � +�0 i >�0 � Q�0 � i�0 � ��0 v8 ��0 x8 ��0 z8 ��0 "9 ��0 |8 �0 |8 �0 � (�0 4 A�0 4 d�0 �8 ��0 Q ��0 Q ��0 �8 ��0 4 ��0 S �0 S 0�0 �8 S�0 4 u�0 �8 ��0 � ��0 �8 ��0 �8 ��0 �8 �0 4 �0 � ?�0 � [�0 � {�0 � ��0 9 ��0 4 ��0 4 ��0 �8
�0 " !�0 9 :�0 �
}` �� 6 �� ��# X �`! B i�0 �9 ��0 i ��0 i ��0 � ��0 i ��0 � �0 � �0 �8 9�0 �8 P�0 p�0 [( ��0 � ��0 � ��0 � ��0
�0 >�0 � V�0 � i�0 � {�0 � ��0 � ��0 � ��0 i ��0 � �0 i 1�0 i K�0 �8 e�0 � }�0 i ��0 � ��0 ' ��0 �8 ��0 ��0 � �0 � +�0 i B�0 i X�0 i
}` �� "n s�0 �9 ��0 i ��0 � ��0 4 ��0 4
�
S� �) 8 ��0 �9 �0 i 9�0 i \�0 � m�0 I8 ��0 M8 ��0 � ��0 � ��0 � ��0 i �0 � �0 � (�0 � :�0 � Y�0 i q�0 � ��0 i ��0 ��0 y ��0 9 ��0 i �0 9 �0 i 1�0 � D�0 i
}` �� �# �� V�0 : j�0 9
}` �� �� �"# 8 |�0 : ��0 � ��0 � ��0 � ��0 � �0 � �0 v8 1�0 x8 J�0 |8 ]�0 � m�0 4 ��0 Q ��0 Q ��0 Q ��0 �8 �0 4 �0 S <�0 S V�0 �8 x�0 4 ��0 �8 ��0 �8 ��0 �8 ��0 � ��0 � �0 � 6�0 4 U�0 4 p�0 �8 ��0 " ��0 9 ��0 i ��0 � ��0 i ��0 � �0 � �0 �8 2�0 �8
}` �� 3 B C. B H�0 3: a�0 ��0 ��0 [( ��0
��0 �0 #�0 � :�0 T�0 � f�0 � z�0 � ��0 a� ��0 � ��0 � ��0 � ��0 � ��0 � �0 i :�0 i d�0 �8 }�0 � ��0 �
}` �� v� �� ## ## ��0 K: ��0 �8 ��0 4 �0 � �0 � 2�0 � O�0 � g�0 i ��0 i ��0 i ��0 i ��0 i ��0 i �0 i #�0 i 6�0 i V�0 i v�0 � ��0 4 ��0 �9 ��0 i ��0 i ��0 i *�0 i S�0 i ~�0 i ��0 i ��0 i ��0 i �0 � �0 I8 <�0 K8 V�0 M8 n�0 � ��0 P8 ��0 � ��0 i ��0 � ��0 � ��0 � �0 �
}` �� ]�" / -�0 u: P�0 � b�0 � y�0 � ��0 � ��0 � ��0 ��0 y ��0 c8 �0 e8 )�0 9 A�0 9 \�0 "8 y�0 $8 ��0 &8 ��0 � ��0 l8 ��0 (8 ��0 *8 �0 � '�0 � 9�0 i K�0 9 ]�0 � t�0 � ��0 �
}` �� �� � ��0 �: ��0 W ��0 v8 ��0 x8 �0 z8 +�0 |8 >�0 |8 Q�0 � p�0 � ��0 4 ��0 4
�
S� �� 8 �c# 8 ��0 �: ��0 Q ��0 Q �0 �8 1�0 �8 O�0 4 l�0 S ��0 S ��0 �8 ��0 4 ��0 �8 �0 � )�0 �8 A�0 �8 ]�0 �8 u�0 4 ��0 � ��0 � ��0 � ��0 �
�
S� � �0 �: #�0 �: <�0 �: X�0 9 q�0 4 ��0 4 ��0 �8 ��0 " ��0 9 ��0 i �0 i #�0 � 6�0 i J�0 � ]�0 � o�0 �8 ��0 �8 ��0 ��0 ��0 [( ��0
�0 A�0 � X�0 � j�0 � ~�0 � ��0 � ��0 � ��0 � ��0 i ��0 i �0 i >�0 �8 W�0 �8 y�0 � ��0 � ��0 i
}` �� �d# B �d# B ��0 �: ��0 i �0 i .�0 i G�0 �
}` �� �� B h�0 �:
}` �� + B ��0 �:
}` �� �d# � ��0 �: ��0 � ��0 � �0 �
}` �� �d# � �d# � /�0 �: O�0 �: n�0 � ��0 � ��0 � ��0 �
}` �� U�" \�" q3 ��0 �: �0 �
}` �� �d# � x� B iI B �d# B ] 8 -�0 �:
8 �� O� �- P� ' C� � W P�0 �:
�� O� �- P� ' C� � W m�0 �: ��0 � ��0 � ��0 � ��0 i ��0 � ��0 4 �0 �9
�
S� #� B �) 8 0�0 �: N�0 � o�0 � ��0 I8
}` �� '� �� #� ��0 ;
}` �� '� ��0 ; ��0 P8 ��0 � �0 i 3�0 � F�0 �
}` �� /�# Y�0 ; s�0 � ��0 �
}` �� ޥ" W '� ��0 ; ��0 ; �0 � �0 ' (�0 ;�0 y U�0 c8 u�0 "8 ��0 $8 ��0 &8 ��0 l8 ��0 (8 �0 *8 !�0 � 6�0 � J�0 i ^�0 � w�0 � ��0 � ��0 ��0 v8 ��0 x8 ��0 z8 �0 9 2�0 |8 G�0 � h�0 � z�0 4 ��0 Q ��0 Q ��0 �8 ��0 4 �0 S 7�0 4 Z�0 �8 x�0 � ��0 �8 ��0 �8 ��0 �8 ��0 � �0 � 4�0 �8 O�0 4 p�0 �8 ��0 " ��0 9 ��0 i ��0 � ��0 i ��0 � �0 � (�0 �8 D�0 f�0 ��0 [( ��0
��0 ��0 �0 � *�0 � =�0 � P�0 �
}` �� 7�# c�0 N;
}` �� �� B #� B � B '� B ��0 P; ��0 �8 ��0 � ��0 �8 ��0 �
}` �� �) 8 '� �0 V; (�0 � Q�0 � j�0 � ��0 V; ��0 � ��0 � ��0 � �0 �
�
S� '� ¶ 8 0�0 `;
�
S� '� N�0 b; l�0 b;
�
S� '� ��0 e; ��0 b; ��0 b; ��0 � �0 � �0 � 4�0 � M�0 � e�0 �8 ��0 � ��0 � ��0 V; ��0 V; �0 V; A�0 V; a�0 �
�� W c� B ��0 v; ��0 v; ��0 � ��0 � ��0 � �0 �: !�0 � @�0 �: V�0 � e�0 ' u�0 �8 ��0 4 ��0 �8 ��0 � ��0 � ��0 i �0 �
B � � B 9�0 �; [�0 � {�0 � ��0 � ��0 � �0 � ��0 �:
}` �� o� 8 .�0 �;
}` �� � B ��" V�0 �; v�0 � ��0 � ��0 � �0 i �0 � �0 �; .�0 � L�0 � ^�0 � {�0 � ��0 � �0 �: ��0 �; �0 �; 9�0 � X�0 � ~�0 � ��0 i ��0 � �0 � �0 � ��0 � �0 � C�0 �; h�0 �; ��0 � ��0 i ��0 � �0 i �0 � �0 i %�0 � 6�0 �; [�0 �;
}` �� j� B x�0 �; ��0 �; �0 �;
}` �� j� B �0 �; �0 �; �0 �; 5�0 �; ]�0 �; ��0 �; ��0 �;
}` �� o� 8 j� B �0 �;
}` �� � B ��" j� B �0 �; �0 �; 6�0 v; M�0 v; e�0 � ��0 � ��0 i ��0 � �0 �; ��0 � �0 � %�0 � A�0 � e�0 � ��0 �: ��0 �; �0 �; ��0 � �0 � >�0 � W�0 i o�0 � ��0 �; ��0 � �0 � �0 � �0 � �0 � )�0 � O�0 �: |�0 � ��0 � ��0 �; �0 �; �0 � 1 � % 1 � M 1 � h 1 i � 1 � � 1 �; � 1 � � 1 � � 1 � 1 � 71 � _1 �: �1 �; �1 �; �1 � �1 � 1 � 31 i K1 � g1 �; �1 � �1 � �1 � �1 � �1 � 1 �: G1 �; l1 �; �1 � �1 � �1 [(
�
S� � �?" �1 <
�
S� � �� �1 < 1 3
}` �� �� � � B ��" 8 2� B ,1 < J1 i `1 I8
}` �� �1 <
}` �� �> g c c �1 <
}` �� �" � c �1 < �1 � �1 � �1 �1 � 1 � $1 i 61 � R1 � c1 �1
�1 � �1 � �1 � �1 [( �1 � 1 � )1 [( G1 < d1 < �1 3 �1 < �1 I8 �1 < �1 < 1 < 1 � /1 � A1 S1 � g1 � {1 i �1 � �1 � �1 �1
�1 � 1 � $1 � 61 � H1 [( k1 � �1 � �1 [( �1 < �1 < �1 3 1 <
}` �� � B Ѹ � B & 1 E< = 1 I8 ] 1 < y 1 < � 1 < � 1 < � 1 � � 1 � � 1 � 1 �
1 �
1 i /
1 � K
1 � \
1 |
1
�
1 � �
1 � �
1 � �
1 [( �
1 �
1 � ! 1 < = 1 < Y 1 3 p 1 < � 1 i � 1 < � 1 < � 1 < � 1 � � 1 � 1 1 � + 1 i < 1 i W 1 � k 1 � � 1 � � 1 � 1 �; � 1
� 1 i
1 �
1 � ,
1 � =
1 � N
1 [( p
1 � �
1 �
1 � �
1 < �
1 < �
1 3 1 < !1 i 61 I8 U1 < p1 < �1 < �1 � �1 � �1 i �1 �1 � �1 i 1 � 1 i >1 � W1 � o1 � �1 � �1 �1 �; �1
�1 i 1 � 1 � 01 � A1 � R1 i s1 [( �1 � �1 � �1 [( �1 < �1 < 1 3 ,1 < I1 I8 h1 < �1 < �1 < �1 � �1 �
}` �� h�" %� �1 �< �1 i 1 �< 1 11 � D1 � W1 i h1 y
}` �� 5� a� g c �1 �< �1 �
�� }` �� �1 �< �1 � �1 � 1 (1
G1 � [1 � l1 � }1 � �1 [( �1 �
8 ��& ;� g �1 �< �1 V� �1 �. �1 � 1 1 % 21 � D1 �: Z1 �: u1 �
k� }` �� !
Z
! x� �1 �<
� � \) k� �1 �<
\) k� �{& �1 �< �1 �< �1 -� �1
\) k� �{& Ȯ! \� �� �=) 8 �1 �< 1 \3 .1 @1 -� T1
h1 ( }1 �1 T �1 � �1 � �1 T �1 � 1 � 11 i N1 T a1 � �1 � �1 T �1 i �1 i �1 T 1 � 1 i =1 i ^1 T q1 � �1 i �1 T �1 � �1 i
��- B� PR) B� DR) B� 8R) B� ��- � �1 �<
� � �# W ��! B յ B � � �$ � 1 �<
}` �� �# W ��! B յ B N]" B 2� B (1 �< ;1 �< L1 |"
]� Z
! x� T1 �<
� T� p1 �<
6 )� �) �<
��, � �% I� 2� B ��, k ђ, l ޒ, m �1 �< �1 �<
}` �� �# W � �� �D$ ��! B յ B 2� B �1 = �1 =
}` �� ��! B յ B \� �� �5$ � 2� B �1 = �1 = 1 =
8 }` �� z�# ��! B յ B 2� B 1 = )1 =
}` �� �# W ��! B յ B �� � �D$ B �D$ B � � 2� B =1 = L1 =
}` �� �# W �D$ Y1 = p1 =
}` �� �$ B յ B \� �� �5$ � �1 = �1 = �1 =
8 }` �� �# W �1 = �1 =
}` �� �# W �� � � � �1 = 1 =
�w' w� O?" 8 1 =
�w' w� �% I� i�, � u�, � ��, � :1 =
8 �x �� ��, o L1 =
8 �& �� ��, ��, � ��, � m1 !=
8 �w' w� ֙ �� ܙ �� �1 #=
8 �w' w� �1 %=
8 �w' w� � � ɧ' �) 8 �1 '= �1 '= 1 '= 61 '=
�w' w� e( 8 Q1 ,=
�w' w� ��* =� d1 .= y1 %= �1 r*
�w' w� !�" � �1 2=
�w' I
�% I� i�, � u�, � ��, � �1 4= �1 '= 1 r* 1 4=
�w' w� �* � 2 1 9= F 1 '= i 1 '= � 1 '= � 1 '= � 1 2= � 1 4= � 1 = 1 != 2 1 #=
�w' w� ��, �, o R 1 D= m 1 9=
�w' w� ��* � � � 1 G= � 1 '=
�w' w� ��, � � 1 J= � 1 .= � 1 2=
�, I
�% I� i�, � u�, � ��, � � 1 N=
�, I
�% I� i�, � u�, � ��, � (�, 4�, H�, 1 P= 1 #= = 1 D= Y 1 r* g 1 9= � 1 '= � 1 '= � 1 '= � 1 '= 1 %=
v�, I
�% I� i�, � u�, � ��, � (�, 4�, H�, 2 1 [= E 1 = i 1 r*
�w' w� ~�, o � 1 _= � 1 r* � 1 r* � 1 '= � 1 '= 1 '= 4 1 '= T 1 '=
�w' w� ��, ��, p 1 h= � 1 2= � 1 [= � 1 D= � 1 r* � 1 r* � 1 '= !1 '= ;!1 2= R!1 N= d!1 !=
�w' w� r� 8 O?" 8 �!1 t= �!1 r* �!1 #= �!1 9= "1 r* "1 '= 6"1 [=
8 �x �� R�, o ]�, o J"1 |=
8 �& �� h�, ��, ��, � ��, � m"1 ~=
K�+ �x �� ��, ��, ��, ��, ��, �,
�, � �, � .�, � @�, � �"1 �=
��' o ��' o ��, �"1 �= �"1 #= �"1 r* �"1 '= #1 '= E#1 '= i#1 '= �#1 '= �#1 2=
��( �� �#1 �= �#1 �=
��( �� �) 8 �#1 �=
��( �� � r� �#1 �=
��( �� pk a� �z b� $1 �=
��( �� �) 8 ��& �� -$1 �=
��( �� ��, 8 ?$1 �= U$1 �=
V � f$1 �=
��( �� }$1 �=
8 ��( �� �$1 �= �$1 �= �$1 �=
��( �� i�* 7� r�* 8� �$1 �=
��( �� �x �� �$1 �=
��( �� �a' 9� �$1 �=
��( �� � �� p/' 8 %1 �=
��( �� �x �� d�& j =c' V� )%1 �=
��( �� �x �� 5" L� d�& U� � �� =c' V� p/' 8 ��, <%1 �=
8 ��( �� � � �& 8 Y%1 �=
��( �� � k �� �� }%1 �= �%1 �= �%1 �=
��( �� 1� 8 �%1 �= �%1 �= �%1 �=
��( �� Ű* R� �%1 �=
��( �� ��, O� &1 �=
��( �� i�* 7� r�* 8� �a' 9� ��, :� ;&1 �= G&1 �=
��( �� e( 8 b&1 �=
��( �� ��, :� s&1 �=
��( �� � ! B �&1 �= �&1 �= �&1 �= �&1 �= �&1 �=
8 ��, �
�% I� 2� B b' � g�* � r�* � �&1 �= '1 �= '1 �= 0'1 �= I'1 �=
��( �� ��& ?� � ' ?� n'1 �= �'1 �= �'1 �=
��( �� �% I� ?�, 9� K�, 7� X�, 8� �'1 �= �'1 �= �'1 �= �'1 �=
8 9�, G
�% I� 2� B b' � g�* � r�* � (1 �= (1 �= 5(1 �= O(1 �=
��( �� e�, B X�( ?^ a(1 �=
��( �� � �� s(1 �= �(1 �= �(1 �=
W M� ,) � �(1 �= �(1 �= �(1 �= )1 �= ')1 �= B)1 �= Z)1 �= q)1 �= �)1 �= �)1 �= �)1 �= �)1 �= �)1 �= �)1 �= *1 �= 6*1 �= \*1 �= h*1 �= �*1 �= �*1 �= �*1 �= �*1 �=
��( �� ��, �*1 �= �*1 �= +1 �= =+1 �= O+1 �= `+1 �= }+1 �= �+1 �= �+1 �=
��( �� ��, 8 �+1 > �+1 >
��( �� ��, B ��, 8 ,1 >
8 9�, G
�% I� 2� B b' � g�* � r�* .,1 > ?,1 �= K,1 �= g,1 �= �,1 �= �,1 �= �,1 �=
��( �� �) 8 �� �� �,1 >
��( �� =c' V� �,1 > �,1 �= -1 �= -1 �= /-1 �=
9�, G
� k �� �� S-1 > h-1 �= y-1 �= �-1 �= �-1 �= �-1 �= �-1 �= �-1 > .1 �=
��( �� .1 #> 4.1 �= E.1 �=
��( �� � �� R.1 '>
��( �� ?�, �� p.1 )>
��( �� �, �� �, �� �, �� �.1 +>
��( �� I�, �.1 ->
��( �� �x �� �.1 />
��( �� �A �� �.1 1>
��( �� ,�, 8 /1 3>
��( �� V� �� C/1 5>
��( �� i�* $ r�* % b/1 7>
��( �� $b' �� {/1 9>
��( �� �a' & �/1 ;> �/1 �= �/1 �= �/1 �= 01 > 501 �= H01 �= ]01 �= ~01 �=
��( �� ��, �� ��, �� ��& x� �01 E>
��( �� ��, �� �01 G>
��( �� ## � �� � �01 I> �01 >
��( �� ��, �� ��& x� �01 L> �( �= 11 � %11 �
�% �� 4I% �� ��! �� 611 Q> H11 � V11 � d11 � q11 � 11 � �11 �
5 � � � �" �11 Y>
Z
! x� �v' �v' ^m' S�) o
a' � v' �� �) m� �11 [>
Z
! x� ^m' S�) �11 ]> �11 \-
Z
! x� O
! m� �11 `> !21 \- =21 \- Y21 \- m21 \- �21 \- �21 \- �21 \- �21 ,! �21 �% �21 ,! 31 ,! G31 `>
�% �� ��$ B !(! �� ?" 8 �% 8 l31 n>
�% �� �% �� �31 p> �31 � �31 � �31 � 41 � 41 � 441 � J41 �! ^41 � q41 � �41 i �41 �41 � �41 �41
�41 � 51 � )51 � <51 � O51 � b51 � {51 � �51 � �51 � �51 � �51 � 61 � 661 �
�% �� ��$ B ��% �� P61 �>
�% �� ��$ B ܰ% �� v61 �>
�% �� : �� �61 �> �61 �> �61 � �61 �
�% �� ��% B (71 �>
�% �� : �� M71 �> n71 � 71 � �71 � �71 � �71 �
�% �� �6 B :^ �� B \ B �71 �>
8 6 � � B � � �s* �>
l� }` �� 81 �> (81 � ;81 � O81 I8 m81 �! ~81 � �81 � �81 i �81 �81 � �81 � �81 �81
91 � ,91 � ?91 � O91 � _91 �
}` �� ��
�� �) 8 o91 �> �91 i �91 i �91 � �91 � �91 � :1 I8 -:1 �! >:1 � N:1 � ^:1 i o:1 :1 � �:1 � �:1 �:1
�:1 � �:1 � �:1 � ;1 � ;1 � /;1 � I;1 i j;1 i �;1 � �;1 � �;1 � �;1 I8 �;1 �! �;1 � <1 � <1 i *<1 :<1 � I<1 � Z<1 x<1
�<1 � �<1 � �<1 � �<1 � �<1 � �<1 � =1 i %=1 i H=1 �
}` �� �M Kx �� f� M� 7�# W z �� � c 1�# c ^=1 �> p=1 � �=1 i �=1 i �=1 � �=1 � �=1 i �=1 i >1 i 1>1 i J>1 � d>1 � t>1 i �>1 i
\! 7� �g � �! R� �7 � c6 � , �� �>1 �>
�g R� ��* � �>1 �>
8 �R' - �|- �>1 �> �>1 �)
�% �� �% � �>1 �> X& 5 v^" %/
}` �� ��! B 2� B
?1 �> #?1 �> 7?1 �>
5� a� �! Q�# ox K?1 ?
� � �# K�# �� �$ c G^ � ��! ? W?1 ? d?1 ? x?1 ? �?1 ?
: � �) m� �?1 ? x�) ,!
�" $� �� %� �?1 ?
�% �� �% d� �?1 ?
G^
� ~� � �?1 ?
�g R� ~�- @1 ? @1 %/
db" �� G^ �� ��# �� ��# ? '@1 ? 8@1 ? I@1 ? Z@1 ? e� O$ j@1 %
z �� '� )D$ 8 ~@1 ?
��# �� �X �� G^
� �$ � �T �@1 !? �@1 �. �@1 �.
� T� y� m� _ ) �N! )� �L) � �@1 %? �@1 -� �@1
8 �X �� ��# ?^ 6$ � ,� � �@1 )? b" a�
8 i�* � `�) �! ^� ��* e A1 ,? &A1 e 2A1 Y� IA1 t� ^A1 t� nA1 t� A1 Y� �A1 t� �A1 -� �A1 �
8 S( � \ - ] �|- � �A1 7?
8 NK) K� ?K) K� �K) � �K) � 4 �� �K) k� �A1 9? B1 � B1 �# 1B1 �# EB1 -� WB1
8 \! 7� }�! m� �! R� iB1 @? �B1 Q*
8 �A 2� Ȯ! \� �B1 C?
8 }` �� `�" z �B1 E? �B1 �
8 8 ) |� �B1 H? �B1 �#
8 db" �� �� #� C1 K? C1 �#
7� J� (C1 N? 8C1 '#
8 ��* � � B �@) Q?
8 Գ& � QC1 S?
8 ��
c� :� B _C1 U?
8 �K) & �K) & lC1 W? �C1 y �C1 y
8 ?K) K� NK) K� �C1 [? �C1 �#
}` �� *�" �� �C1 ^? D1 Q 2D1 S PD1 �8 tD1 �8 �D1 �8
�
S� �D1 e? �D1 e? �D1 4 E1 4 :E1 �
�
S� mG � [ B � B TE1 k?
�
S� mG B uE1 m? �E1 4 �E1 � �E1 � �E1 4 F1
}` �� �A !F1 t? 1F1 � CF1 � UF1 > oF1 Q �F1 S �F1 �8 �F1 �8 �F1 �8 G1 e? #G1 e? ?G1 4 ]G1 4 }G1 � �G1 4 �G1 � �G1 � �G1 � H1 � H1 � &H1 8H1 � TH1 � eH1 |8 zH1 �H1 �H1
�H1 i �H1 i �H1 � I1 � I1 � -I1 � EI1 e? aI1 e? }I1 4
}` �� 2� �I1 �? �I1 � �I1 �? �I1 � �I1 � J1 !J1 � =J1 � NJ1 |8 cJ1 �J1 �J1
�J1 { �J1 { �J1 � �J1 � K1 � K1 � 8K1 4 VK1 4 vK1 y �K1 �K1 > �K1 e? �K1 e? L1 4 (L1 � GL1 � \L1 � zL1 � �L1 � �L1 �L1 � �L1 � �L1 |8 �L1 M1 0M1
PM1 i `M1 i oM1 � �M1 � �M1 � �M1 � �M1 �: �M1 �: �M1 4 N1 Q 4N1 S QN1 �8 tN1 �8 �N1 �8 �N1 e? �N1 e? �N1 4 O1 4 4O1 � MO1 4
}` �� *�" kO1 �? �O1 � �O1 �? �O1 � �O1 � �O1 �O1 �
}` �� ��" W P1 �? ?P1 YP1 � {P1 � �P1 4 �P1 |8 �P1 �P1 Q1
)Q1 �? @Q1 4 WQ1 i oQ1 � �Q1 � �Q1 � �Q1 � �Q1 e? �Q1 e? R1 4 R1 �? @R1 � WR1 �? wR1 � �R1 � �R1 �R1 � �R1 � �R1 S1
(S1 i
}` �� *�" �� 8 :S1 �? US1 i fS1 � zS1 � �S1 � �S1 � �S1 e? �S1 e? �S1 4 T1 � /T1 � DT1 � bT1 � tT1 � �T1 �T1 � �T1 y �T1 � �T1 |8 �T1 U1
<U1 ^U1 i nU1 i �U1 i �U1 � �U1 � �U1 � �U1 � �U1 e? �U1 e? V1 4 ;V1 � \V1 � sV1 � �V1 i �V1 � �V1 � �V1 �V1 �
W1 � W1 BW1 bW1
�W1 i �W1 � �W1 � �W1 � �W1 � �W1 4 X1 e? 'X1 e? EX1 4 cX1 � zX1 � �X1 � �X1 { �X1 4 �X1 �X1 � Y1 � Y1 |8 *Y1 LY1 lY1
�Y1 � �Y1 � �Y1 � �Y1 �
�� �X �� ' �� �Y1 A@
l $ �� �Y1 C@
�� �� T$ ��
Z1 E@
�� 0� �� &Z1 G@
�� �X �� � �� 5Z1 I@
�X �� q$ �� PZ1 K@
�X �� 6 B iZ1 M@ �Z1 e �Z1 Z �Z1 �
8 I �� m�# B 2� B �Z1 R@
�� �� �}! �Z1 T@ �Z1 Z
e � �Z1 W@
=$ � _ �� �� ^� B [1 Y@
�� �� h$ 0[1 [@
�� � t N[1 ]@ a[1 I@
�� �K M �[1 `@
=$ W � _ �[1 b@
=$ W � _ �� �� ^� B �[1 d@
� �� p$ A 4$ c �[1 f@ �[1 f@ \1 f@
8$ X � �� �3$ A 4$ c /$ \1 j@
� �� �3$ A 4$ c /$ 6\1 l@ M\1 l@
� �� b\1 o@
h �� յ o �# o T4$ �� c v\1 q@
8 k� h �� �X �� �� 0?$ 8
?$ W ?$ > �\1 s@
� �� � յ �$ �\1 u@
x �� >$ �\1 w@
T$ �� �>$ 8 �\1 y@
G^ �� �) 8
]1 {@
x �� �) 8 ']1 }@
x �� >]1 @
T$ �� �E B T]1 �@
x �� �>$ 8 �>$ y]1 �@
x �� T4$ '>$ W 1>$ � �� � �]1 �@ �]1 @
x �� ܃ B ��# W �>$ � �]1 �@
x �� �� B # $ B 2 $ 8 � W ~� � �]1 �@
T$ �� �>$ �>$ B �E � �>$ B �]1 �@
x �� � ^1 �@
x �� H>$ 3^1 �@
x �� Y>$ B g>$ B v>$ B �>$ � �>$ � U^1 �@ {^1 Z �^1 Z
�X �� �^1 �@ �^1
@ ,% X � � > � � �^1 �@ �^1
_1 Z _1
6_1
R_1 -� c_1
I �� }_1 �@
=$ W �_1 �@ �_1
/ �_1
/ �_1 �
8 �X �� �_1 �@
�� �# B `1 �@
�� �� `1 �@ <`1 �@ Z`1 �@
�� �� l`1 �@
�X �� h �� ER v ~`1 �@
> �� �� �`1 �@
8 db" �� ��# �� N]" �5$ z �`1 �@
N$ �� �� m�# �`1 �@
8$ X � �� I B ��# 8 � B L � eL � t�# c ��# � �`1 �@
� �� L B �`1 �@
� �� a1 �@ a1 o@
� �� ER v 6a1 �@
T$ �� Ea1 �@
�X �� �� �� ^a1 �@
=$ � �� �� (=$ �� ^� B {a1 �@
�X �� �a1 �@
�� �� �a1 �@ �a1 �6
�� �� T$ �� �a1 �@
B 0� �� b1 �@
� 0� / b1 �@
�� �� 2$ �� +b1 �@
�X �� K�# �� �$ B Bb1 �@
W �� �� N]" o Vb1 �@ nb1 o@
I �� �b1 �@ �b1 �@ �b1 u! �b1 I@
G T$ �� �b1 �@
I �� � ��# c� �b1 �@
I �� ��# �� c1 �@ "c1 �<
�X �� 7c1 �@ Jc1 %/ Wc1 �@
h �� nc1 �@
I �� �c1 �@ �c1 �@ �c1 �@ �c1 ��
�o X � �� � W �c1 �@ �c1 �@ �c1 �@
Q X � �� � W d1 �@ #d1 �@ :d1 �@ Id1 �@ ed1 �@ |d1 �@ �d1 �@ �d1 �@ �d1 �@ �d1 �@ �d1 �@ e1 �@ 4e1 �@ Qe1 �@ ke1 �@ �e1 �@ �e1 �@ �e1 �@ �e1 �@ �e1 �@ f1 �@ 2f1 �@ Hf1 �@ af1 �@ wf1 �@ �f1 �@ �f1 �@ �f1 �@ �f1 �@ �f1 �@ g1 �@ *g1 �@ 8g1 �@ Xg1 �@ og1 �@ �g1 w
8 � � �# W z�# ��! B յ B �g1 A �g1 A
� �� t�# �g1 A �g1 �<
�� � �$ �g1 !A
�� �� T$ b� �g1 #A
�� �
� h1 %A
}` �� z �� 5� a� 9D$ 8 0h1 'A
z �� �R �� ?h1 )A [h1 ��
� � G^ � dh1 ,A
$ sh1 .A �h1 �
=$ W �K M ^� B �h1 1A
�� �� �K M �h1 3A
E� �� �K M �h1 5A
M=$ �� �K M �h1 7A
z �� �K M �h1 9A
T$ �� $ � B B z ��
i1 ;A
� � � i1 =A
�� 9i1 ?A [i1 � qi1 �@
T$ �� �i1 CA �i1 �@ �i1 Z
T$ �� z W �i1 GA
�� � �� �# B j1 IA )j1 CA Nj1 CA jj1 �@
T$ �� �� X �j1 NA
T$ �� �� �j1 PA
W T$ �� �� �j1 RA �j1 �@
� �� �� B
k1 UA
z �� T$ ��
&k1 WA =k1 �;
� �� {�
� D4$ c Wk1 ZA
� �� 7$ B rk1 \A
� �� I �� d$ � �$ � �k1 ^A
� �� �# B �k1 `A
� �� �o X �k1 bA �k1 �; �k1 �@ %l1 �@ >l1 o@
��# �� .x 8 Yl1 hA
��# �� J�! S�! yl1 jA �l1 a�
8 � �� sz 8 �l1 mA
G^ �� �l1 oA �l1 �@ �l1 �@
G^ �� m1 sA 'm1 Z 7m1 t� Om1 e em1 e um1 Z �m1 e
T$ �� ~� � �m1 {A
5� a� g W r$ �� ڗ �m1 }A �m1 s
T$ �� g � �m1 �A �m1 �@ n1 {A
5� a� e�
�� 6n1 �A Ln1 {A cn1 �
�� �� �$ z on1 �A �n1 �@
�K M �n1 �A �n1 �@ �n1 �@ �n1 �@
o1 � #o1 a�
� �� յ �$ <o1 �A
8 �X �� �� m�# B ?$
?$ W ?$ > Zo1 �A xo1 �@
�X �� �$ �� �g �� �o1 �A
�� �� y$ �� �$ �� �o1 �A
�� �7$ B 8$ B �o1 �A �o1 �
�X �� �� �o1 �A
�X �� p1 �A
T$ �� � "� � �� -p1 �A Gp1 l
2 �o X ] � ^p1 �A
@ �o X �M / � > � � np1 �A ~p1 �
@ �o X �M � > � � �p1 �A
�
6 �X �� �7 �w / �p1 �A
I �� �
6 t z Ӫ B l� B �� B T �p1 �A
I �� �
6 t z Ӫ B l� B $ B $ B �� B �p1 �A
�X �� ܃ � �p1 �A
I �� �
6 � b$ 8 q1 �A
I �� �
6 � �d" 8 & q1 �A
I �� �
6 �� B =q1 �A
I �� �
6 Zq1 �A vq1 Q�
I �� �
6 � G �� B �q1 �A
�X �� B� 8 ��! �� �q1 �A
�X �� �# �q1 �A
�X �� �� � r1 �A r1 Z 9r1 Y�
0� �� Qr1 �A
0� �� �X �� ir1 �A
�� �# B �r1 �A
�� ^� B �r1 �A �r1 �A
Y �� �� �r1 �A s1 � *s1 t� Ds1 Z _s1 �A zs1 �@ �s1 Z �s1 � �s1 �@
� �� ��" B � W � 8 �7$ � &�# � �s1 �A �s1 �
8 �� �� � B t1 �A 't1 �@
8 �� �� �# �� ;t1 �A Ot1 Z \t1 � it1 i
�� �� ��# X �t1 �A �t1 �@
�� �� ��! �� �t1 �A
�� }` �� �� 8 �t1 �A
� � �� B �t1 �A
�� �� ��# 8 �t1 �A �t1 ��
� � �N 9x �t1 �A &u1 �@
�� �� �# @u1 �A
�� �� � B [u1 �A ou1 �A
�� �� ��# 8 �u1 �A �u1 Z
8 }` �� � �� ��# 8 �u1 �A
B }` �� �F$ 8 � B �u1 �A
B }` �� G$ 8 � B �u1 B
B }` �� H>$ � B v1 B
B }` �� � B Y>$ B g>$ B v>$ B �>$ � 7G$ B #v1 B
}` �� Y>$ B �>$ � Ov1 B |v1 �A �v1 B �v1 = �v1 = �v1 = w1 =
B }` �� �>$ �>$ B �E B �>$ B 1�# B 2� B 1w1 B
}` �� ��# B �F$ B �F$ B [ � �! � Uw1 B
B }` �� �E B �w1 B �w1 �A �w1 B
}` �� ��# � 2� B �w1 B
}` �� ��! B յ B 2� B x1 B
}` �� ��! B յ B 2� B �D$ x1 B
B }` �� }�# � 4x1 B Vx1 B tx1 B
}` �� � B "G$ 8 �x1 B �x1 B �x1 B y1 B ,y1 �A Ky1 B iy1 B �y1 B �y1 B �y1 B �y1 B �y1 B &z1 B Qz1 B qz1 �A �z1 B �z1 B �z1 B �z1 B {1 B 9{1 B d{1 B �{1 �A �{1 = �{1 = �{1 = �{1 B #|1 = G|1 = d|1 B
}` �� �� � ~�" B �|1 ?B �|1 B �|1 B
}` �� ��! B յ B 2� B }1 CB }1 B P}1 B o}1 �A �}1 B �}1 7
}` �� �F$ �� �F$ � 2� B �}1 JB �}1 B
}` �� ��! B յ B ~1 MB (~1 �<
}` �� 2� B �D$ @~1 PB \~1 = s~1 = �~1 B �~1 = �~1 = �~1 B �~1 B 1 �>
}` �� � B ��# B �# B %�# B �# B 2� B "1 ZB
}` �� � B J�! S�! 2� B E1 \B
}` �� 2� B n1 ^B �1 B
}` �� �� � 2� B �1 aB �1 �; �1 B �1 B
B }` �� � B Y>$ B g>$ B v>$ B �>$ � �F$ B 1�1 fB Z�1 ^B q�1 B
}` �� �D$ B �D$ B 2� B ��1 jB ��1 �< ̀1 = ܀1 = �1 = ��1 =
�1 = �1 = 1�1 B K�1 = d�1 = v�1 �> ��1 ZB ��1 aB ��1 jB
l $ �� o $ > � $ �w ځ1 zB
8 l $ �� �X �� ' �� ��
�1 |B �1 C@
l $ �� �1 B %�1 C@ 5�1 ]� =�1 � X�1 �# m�1 �# ��1 �' ��1 5 Ƃ1 5
�g R� A0 8 �1 �B
B �- ��1 �B
B� q� �� �g h� �1 �B J�1 %
8 �� �� � :^ �6 B a�1 �B
R� Ի* �� 9� �B
�� �� � ��1 �B
� ��1 �B
8 q� [� f�* � ��1 �B
�g �� σ1 �B
�� � ܃1 �B
��& Y ��1 �B �1 �# �1 �# 7�1 �# H�1 %
�g R� i�* ]�1 �B ��1 �/
�g R� + ��1 �B ބ1 '#
V� �' ��
�1 �B &�1 �B F�1 �# V�1 �#
=� �� � �� m�1 �B
�- �� �- m� ��1 �B
�� �g h� ��1 �B
�� Z
! x� �g h� ��1 �B
�� Z
! x� q� �� Յ1 �B
R� Z
! x� �}& &� �1 �B
�� Z
! x� +�1 �B
[� Z
! x� �}& &� P�1 �B w�1 s$
8 Z
! x� �}& &� �g R� ��1 �B
8 Z
! x� [~& �� ��1 �B
\! m� q� [� ͆1 �B
Z
! x� \! m� �� � ��& �1 �B
Z
! x� x5 m� zI m�
�1 �B
8 Z
! x� \! m� *�1 �B
B �� �� @�1 �B
�g h� 7a' �� Y�1 �B o�1 s#
B �g R� ��1 �B ��1 �B
G� �O |� E� (� �
! }� ه1 �B �1 '#
�g h� \! m� , A bX( P� ��1 �B !�1 �#
�
a' � ;�* B 1�1 �B K�1 �# Z�1 �#
8 �� �� i�1 �B
8 �� �� � B \� A ��* B �
A ?� B ��1 �B
8 �� �� � A �6 B ��1 �B ��1 �B Ԉ1 �# �1 '# �1 s# �1 % ,�1 % S�1 d
\! m�
a' � e�1 �B
8
a' � �) 8 v�1 �B ��1 S&
8
a' � �) 8 F�* 8 ��1 �B ��1 �#
8 q� �� a� Љ1 �B
� q� �� �g R� ��& � �1 �B �1 i ��# �< �1 �< $�1 �5
�A J� �5 �B
�g h� a* B� 3�1 �B
�g z� ?�1 �B
0 _&* Y�1 C
8 �� W � B � A � B }�1 C
8 �� W � B � � A � B ��1 C
8 �� W � B � :^ � B ��1 C ��1 C
B �- � �- B ��1
C
}` �� ? �> � ˊ1 C
}` �� �> � B � ߊ1 C �1 i �1 C -�1 C A�1 i 3� � W( �0
�
) �� �) m� 7--
g�1 C
�
) �� --
W%-
��1 C
8 �]- � \ - �
ۯ y ��1 C �^- 14
�% �� \! m� q� �� j:! � T-- x; �
�.- �� ��1 C
�% �� \! m� q� �� x; �
�.- �� ċ1 C ً1 �.
8 \ - �
ۯ y �1 "C
Z
! � q� [� �1 $C +�1 �/ <�1 -� U�1 -� f�1 �
�# � ' �� w�1 *C ��1 -� ��1 �
�+% �� }` �� ' �� � �� , � ��1 .C
8 �+% �� }` �� ' �� � �� ��1 0C ی1 .C ��1 0C
}` �� ' �� Y � �� �1 4C
}` �� ' �� , � &�1 6C B�1 .C
}` �� �� `� ' �� � �� , � \�1 9C z�1 � ��1 .C ��1 � 1 � �1 �
��# �� �] `� � B �1 @C .�1 ;5
Ab' � �, � �& � ��& ��& %�, � /�, � ;�, � I�, � Z�, � M�1 CC `�1 �� {�1 e
�% �� �) m� ��1 GC
�� �� ֙ �� ��1 IC
}` �� #� �� ��1 KC ю1 KC ��1 � �1 i �1 � 5�1 � G�1 � Y�1 4 o�1 i ��1 i ��1 �
}` �� #� �� ��# 8 ��1 WC
�� �� ֙ �� ȏ1 YC
�� �� ֙ �� �1 [C ��1 9
�� �� �1 ^C %�1 4
�� �� ֙ �� C�1 aC
�� �� ֙ �� ]�1 cC
�� �� ֙ �� v�1 eC ��1 �
�� �� ֙ �� ��1 hC ��1 � Ґ1 � �1 4 �1 ^C �1 ^C
�� �� � W � ��# :�1 oC c�1 �
�� �� ֙ �� u�1 rC ��1 � ��1 �
�� �� ֙ �� ��1 vC ͑1 IC �1 KC �1 KC )�1 � >�1 i O�1 � a�1 � s�1 � ��1 � ��1 i Ȓ1 i ޒ1 4 �1 � �1 WC !�1 YC <�1 [C N�1 9
�� �� #� a�1 �C ~�1 KC ��1 4 ��1 aC ˓1 cC �1 eC �1 � �1 hC (�1 � @�1 � X�1 4 p�1 �C ��1 �C ��1 �
�� �� #� � W � ��# ǔ1 �C �1 � �1 rC �1 � +�1 � =�1 vC Z�1 �= B: � k�1 � ��1 � ��1 i ��1 � ڕ1 � ��1 � �1 � �1 � C�1 � W�1 � |�1 � ��1 � ��1 � ٖ1 �; ��1 �; �1 � 6�1 i b�1 i ��1 � ��1 � ��1 i 1 � �1 � �1 � �1 � 6�1 � Y�1 � }�1 � ��1 � Ø1 � �1 � �1 � (�1 � C�1 �; g�1 �; ��1 � ��1 i ̙1 �: �1 �: �1 � )�1 � C�1 � c�1 � {�1 i ��1 � ��1 � Ț1 � ؚ1 � �1 � �1 � :�1 � _�1 � x�1 � ��1 �? ��1 қ1 � �1 � �1 �; 2�1 �; N�1 � k�1 � ��1 � ��1 i ��1 � ڜ1 �; ��1 � �1 � #�1 � F�1 � k�1 �: ��1 � ��1 �; ֝1 �; �1 � �1 i ;�1 � `�1 � x�1 i ��1 � ��1 �; Ȟ1 � ؞1 � �1 � �1 � ;�1 �: g�1 � ��1 �; ��1 �; 1 � ߟ1 i �1 i 6�1 � ]�1 � w�1 i ��1 � ��1 � ʠ1 �; �1 � �1 � �1 � 7�1 � \�1 � ��1 �: ��1 � Ρ1 �; �1 �; �1 � 1�1 � X�1 � r�1 i ��1 � ��1 � Ţ1 �; �1 � �1 � �1 � 2�1 � W�1 � ~�1 �: ��1 � ɣ1 �; �1 �;
�1 � ,�1 � Q�1 � i�1 i ��1 � ��1 � ��1 �; Ԥ1 � �1 � �1 � �1 � >�1 � c�1 �: ��1 � ��1 �; Υ1 �; �1 � �1 � ,�1 � D�1 i [�1 � v�1 � ��1 �; ��1 � ˦1 � ۦ1 � ��1 � �1 � 2�1 � W�1 �: ��1 � ��1 �; §1 �; ާ1 � ��1 � "�1 � <�1 i U�1 � r�1 � ��1 �; ��1 � ͨ1 � ߨ1 � ��1 � !�1 � H�1 �: v�1 � ��1 �; ��1 �; ש1 � ��1 i
}` �� ��" $�1 ND I�1 � a�1 i x�1 � ��1 � ��1 � ��1 ND ٪1 ND ��1 ND �1 ND E�1 � f�1 � ��1 � ��1 � ī1 �;
}` �� ��" � B o� �1 ^D
�1 �; &�1 ND C�1 i
Ab' � �7 � o�1 cD
Ab' � �7 � ��& ��1 eD
Ab' � �7 � ��1 gD
Ab' � ��1 iD Ԭ1 iD �1 cD �1 eD
Ab' � �7
� �1 nD 7�1 cD Q�1 eD k�1 nD
q� �� ݞ- L� �z �* � ��1 sD
�* � ��1 uD
q� �� �z �* � ʭ1 wD
q� �� �* � �1 yD
q� �� �* � � � >� :
�1 {D
8 r`( � 6�- �� ~
m� �- 8 &�1 }D
8 ^�* �� ~
m� �- 8 �- 8 ,�- � �- � I�1 D
� ' t l�1 �D
8 ' t ��1 �D
' t \! 8 ��1 �D
�C! j� q� �� �- �2 ; �- : �- � 8�! 8 ��1 �D
�C! j� q� �� ֙- ��- � ٮ1 �D
q� �� ��1 �D
j� Z
! x� �1 �D
�C! j� 0�1 �D
8 ��- � E�1 �D
�C! j� j:! � q� �� ��- ��- � g�1 �D
�C! j� q� �� ��- � ��1 �D
P �h" �g L �" M ܙ J ��1 �D ��1 ֯1 �
Y� A -z) B Ϫ A Ra B �1 �D
� ,� A + �h" �w / �1 �D )�1 � B�1 � `�1 � �1 !
P �h" ��- � ֙ � ܙ J ��1 �D ��1 � �1 � �1 ! �1 � =�1 �D W�1 � z�1 � ��1 � ��1 � ұ1 �5
P �h" ��- � ֙ � ܙ J �1 �D �1 � 6�1 � W�1 �5 p�1 � ��1 � ��1 � ʲ1 � �1 �D
�1 � .�1 � N�1 � n�1 � ��1 �
�h" ��1 �D
P �h" �7
ܙ J ͳ1 �D
P �h" �" � K �1 �D ��1 � �1 � &�1 � :�1 � M�1 � c�1 � y�1 � ��1 � ��1 � ��1 � ۴1 � �1 � �1 � �1 � 2�1 � M�1 �
P �h" �" ܙ J ^�1 �D
P �h" �" v�1 �D
P �h" ܙ J ��1 �D
P �h" �� � ��1 �D
S g �� ŵ1 �D
/ 6 A �1 �D
/ + A �1 �D �1 �
P �h" �" ��- N ��- O ܙ J .�1 �D F�1 � [�1 � s�1 � ��1 � ��1 � ��1 � ȶ1 � ߶1 � ��1 � �1 � 5�1 �
k�&
�g R� q� �� R�1 �D
8 �) �� q� �� m�1 �D ��1 d/
� 4 ��) � ��1 �D
�� �� 6 ��1 �D
�� �� �:' 1 �D
�� �� 6;' V 8 ��1 �D
�� �� 6;'
�1 �D
�� �� �� �:' "�1 �D
�� ^ �� �:' 0�1 E
�� �� ^ �� F�1 E
�� �� �� ^ �� ;' �� ;' �� �, �� �:' �:' b�1 E
�� �� t�1 E
�� �� �:' ��1 E
�� �� �z' � �� ��1 E
�� �� ^ ��
�, �� ��1
E
�� �� U� � �:' ¸1 E
�� �� ;' �� �:' Ը1 E
�� �� ;' �� �:' �1 E
�� �� 6;' �) 8 L�, 8 �\ �� �1 E
�� �� �:' <� 8 �1 E
�� �� �:' ��
c� :� B 4�1 E K�1 �D a�1 �D ��1 E
�� �� U ? ��1 E
�� �� �:' �7 f� ��1 E ƹ1 E ع1 E
�� �� 6;' �& ]� �1 $E
�� �� 6;' 1�, �� ��1 &E
�� �� 6;' �' � �j' w� �1 (E
�� �� 6;' �' � �j' w� )�1 *E =�1 E S�1 E
�� �� �:' B ��, 8 h�1 .E
�� �� ��, 8 �:' B ��1 0E ��1 E
�� U L ��1 3E
�� �� �:' B <� 8 ʺ1 5E �1 5E
8 �� �� �7 �� �:' ��1 8E
8 �� �� �7 f� �:' B �1 :E
�� �� �:' B ��
c� :� B *�1 <E
�� �� �:' B �7 f� F�1 >E h�1 >E ��1 :E
�� �� ��
c� :� B �:' B ��1 BE
�� �� �7 f� �:' B ��1 DE ۻ1 DE
�� �� �A C �, 8 �:' B ��1 GE
�� �� ��, B �:' B �1 IE
�� �� �R) E �w B �:' B 1�1 KE F�1 KE
�� �� Y�, [�1 NE
�� �� �:' Y p�1 PE
C �� �� �:' ��1 RE
B �� �� D�, ��1 TE
�:' �� �z' ��1 VE
8 �� �� Y�, ¼1 XE Ӽ1 E �1 E
�� �� U L ��1 \E �1 E
�� �� D�, B <� 8 *�1 _E
8 �� �� �7 �� D�, E�1 aE X�1 E j�1 E |�1 E
8 �� �� �7 f� D�, B ��1 fE
�� �� �7 f� D�, B ��1 hE Ƚ1 hE �1 E
�� �� ��, B D�, B ��1 lE
�� �� �R) E �w B D�, B �1 nE .�1 nE B�1 $E R�1 &E
�� �� Y�, �:' h�1 sE
�� �� �:' Y �� y�1 uE ��1 E ��1 (E ��1 E 1 *E �1 E
�� �� D�, o� �1 |E
�� �� �:' X � �, � �, � �1 ~E 4�1 PE
�� �� 6 }� �7 � �d' 8 �:' K�1 �E
�� �� ��, 8 �:' _�1 �E
�� �� 6 }� �, {� �d' 8 �:' y�1 �E
�� �� 6 }� �d' 8 �:' ��1 �E ��1 uE
�� �� � y� �:' ο1 �E
�� �� �:' &�, �1 �E
B �� �� �:' D�, �1 �E
�� �� �:' $�1 �E
� ' �� �X �� 6�1 �E K�1 �E `�1 �E u�1 �E ��1 �E ��1 �E ��1 ,A
� � '�# ?^ �$ B �$ � 2� B ��1 �E ��( �# �1 -� �1 � ��1 F �1 F �1 F
y�$ P� �$ 8 ;�1 �E f�1 � ��1
y�$ P� �$ [� ��1 �E
y�$ P� I$ |� Ϫ / � � ��1 �E �1 F
y�$ P� I$ |� x� B �1 �E ��1 D
y�$ P� I$ |� .�$ �� �1 �E
y�$ P� : �� B�1 �E k�1 F ��1 ��1 L ��1 L ��1 R ��1 N
�1 +�1 R G�1 T
y�$ P� ]'! � �W! � l�1 �E ��1 V ��1 F ��1 Z ��1 \ ��1 � ��1 � �1 I8 "�1 �! 5�1 � G�1 � Y�1 i l�1 ~�1 � ��1 � ��1 ��1
��1 � ��1 �
�1 � �1 � .�1 � @�1 � \�1 i �1 � ��1 F ��1 _ ��1 F ��1 �
y�$ P� �$ \� � P� o� B ��1 �E �1 F :�1 F O�1 F q�1 �! ��1 l ��1 F ��1 �E ��1 F ��1 F ��1 F '�1 0 E�1 2 i�1 V
y�$ P� !�$ �� ~�1 �E ��1 F ��1 F
y�$ P� �$ ��$ ��1 �E ��1 L �1 L #�1 R F�1 R b�1 L y�1 R ��1 i ��1 i ��1 � �1 � '�1 � M�1 � r�1 � ��1 � ��1 � ��1 � ��1 � ��1 � 6�1 �
}` �� w� 8 h� M�1 F k�1 i ��1 � ��1 i ��1 � ��1 � �1 � +�1 �
}` �� q3 w� 8 h� Cc" K�1
F k�1 [( ��1 � ��1 i ��1 i
}` �� w� 8 h� q3 �1 F
B }` �� � B +�1 F
}` �� � B � B H�1 F f�1 � ��1 � ��1 � ��1 i ��1 i �1 i 7�1 � W�1 � {�1 � ��1 � ��1 � ��1 � ��1 � �1 � �1 F 9�1 � R�1 i m�1 � ��1 � ��1 � ��1
F ��1 � ��1 i �1 i C�1 F `�1 i ��1 i ��1 � ��1 � ��1 � �1 � 1�1 � G�1 � f�1 � ��1 � ��1 � ��1 � ��1 � ��1 F �1 i G�1 � `�1 i {�1 � ��1 � ��1 � ��1 � ��1
F
�1 [( 6�1 � N�1 � o�1 F ��1
F ��1 F ��1 i �1 i -�1 F J�1 i m�1 i ��1 � ��1 � ��1 � �1 � �1 � 5�1 � U�1 � j�1 � �1 F ��1 � ��1 i ��1 � ��1 � �1
F "�1 � :�1 i e�1 i ��1 i ��1 i ��1 � ��1 � "�1 � E�1 � [�1 � z�1 � ��1 � ��1 � ��1 F ��1 � ��1 i �1 � 2�1
F P�1 � h�1 i ��1 i ��1 F ��1 i ��1 i +�1 � L�1 � q�1 � ��1 � ��1 � ��1 � ��1 � �1 � 8�1 � N�1 � d�1 F ��1 � ��1 i ��1 � ��1
F ��1 � �1 i :�1 i e�1 F ��1
F ��1 i ��1 i ��1 � �1 � 4�1 � W�1 � m�1 � ��1 � ��1 � ��1 � ��1 �
�1 � �1 F ;�1 � T�1 i o�1 � ��1
F ��1 � ��1 i ��1 i �1 F 5�1 i X�1 i |�1 i ��1 � ��1 � ��1 � �1 � %�1 � D�1 � d�1 � y�1 � ��1 � ��1 � ��1 F �1 i 7�1 i d�1 � }�1 i ��1 � ��1 � ��1 � ��1 � �1 � 8�1
F V�1 [( }�1 [( ��1 � ��1 i ��1 i �1 F 3�1 i V�1 i ��1 � ��1 � ��1 � ��1 � ��1 � �1 � >�1 � b�1 � ��1 � ��1 � ��1 F ��1 � ��1 i �1 � �1
F =�1 � U�1 i ��1 i ��1 F ��1 i ��1 i �1 i :�1 � Z�1 i �1 � ��1 �
}` �� >�" z ��1 �F ��1 � �1 � �1 � B�1 � b�1 � ��1 � ��1 � ��1 � ��1 � �1 F -�1 i U�1 i ��1 � ��1 y ��1 i ��1 � ��1 � #�1 � C�1 � a�1
F �1 [( ��1 [( ��1 � ��1 i �1 i ?�1 F \�1 '#
�� ��" �� � � u�1 �F ��1 e ��1 � ��1 �
@ �" �� Ϫ / ��1 �F ��1 i
9� }` �� ��1 �F ��1 � ��1 I8 �1 � /�1 � A�1 S�1 � g�1 � x�1 ��1
��1 � ��1 � ��1 � ��1 � ��1 � �1 �
}` �� �� #� � � �1 G '�1 � >�1 y Q�1 y g�1 �
}` �� xx" 8 k�" L� x�1 G ��1 y
}` �� U�" \�" [ o� z ��1 G
}` �� s�! x�! ��1 G
}` �� (! (! ��1 G ��1 �
}` �� �J 8 ��1 G
(� ;�) B �1 !G #�1 t� 3�1 -� M�1 �
8 � B x� B 6 | � � �s* &G g�1 &
�r( � �) 8 t�1 )G ��1 & ��1 &
�r( � �) 8 ��& � ��1 -G
/�, � �7 m ��1 /G ��1 '&
/�, � �7 O� ��1 2G �1 g* '�1 g*
�r( � �� �� ;�1 6G
B �r( � �! ^� =�, 8 T�1 8G
�r( � V� \� y�1 :G
�r( � �! ^� =�, 8 ��1 <G
�r( � յ& � �' � ��& ]� �* �� V� \� � ��1 >G
`( � �7 f� �A � ��1 @G
�q( E� ��1 BG
8 �q( E� �7 �� �1 DG
8 �q( E� (�1 FG H�1 FG [�1 BG w�1 FG
�q( E� `�, o�, h� ��1 KG
�q( E� �) 8 ��1 MG
�q( E� `�, ��1 OG
8 �q( E� Y �, � ��, � ��, � ��1 QG
�q( E� S' � *S' � 0�, � ;�, � ��1 SG
8 M E� !�, x� ��1 UG
8 �q( E� ��, � �, � �1 WG
�q( E� R� *�1 YG
B �q( E� =�1 [G V�1 FG g�1 FG �1 FG ��1 FG ��1 FG ��1 �% ��1 BG
�q( E� 9' �� ��1 dG
�q( E� ��' ]�' l�' {�' ��' �1 fG .�1 BG
�q( E� ��& � z� K�1 iG
�q( E� �! � ��' ]�' l�' {�' ��' g �� ��, 8 `�1 kG
�q( E� � �� u�1 mG
�q( E� w�, 8 ��1 oG ��1 MG
�q( E� �7 m� ��1 rG
�q( E� U�, B ��1 tG
�q( E� F�, B vy' B ��1 vG
�q( E� յ& � ��& ]� �1 xG �1 MG
�q( E� �! � ��, 8 9�1 {G
�q( E� �' ��' N�1 }G g�1 BG
�q( E� ��* B �� B ��1 �G
�q( E� ��* B ��1 �G ��1 �G ��1 BG ��1 BG
8 �q( E� ��& � ��1 �G
�q( E� \! 9� �1 �G
�q( E� �, � �, � *�, � (�1 �G @�1 BG Z�1 BG v�1 �G
��, E� ��, E� ��, B Ϳ, B �, ��, ��1 �G ��1 DG ��1 FG
�q( E� �R' � ��1 �G
�q( E� �' � ��1 �G ��1 �G �1 BG 2�1 BG Q�1 BG
�q( E� �R' � X�, B �( B n�1 �G
�q( E� kz' B ��1 �G
�q( E� �7 �� ��1 �G
�q( E� l�, v�, B ��1 �G
�q( E� �! � ��1 �G
�q( E� 6;' � �( 7�, E�, ��1 �G ��1 BG �1 BG �1 BG :�1 rG J�1 BG g�1 FG |�1 FG ��1 BG
�q( E� ��, 8 ��1 �G ��1 �G ��1 �G �1 FG �1 FG ,�1 FG J�1 mG `�1 rG o�1 �G ��1 FG ��1 BG ��1 FG
M E� ��, � ��1 �G ��1 BG �1 rG �1 �G ;�1 �G Q�1 �G h�1 �& ��1 DG ��1 FG ��1 FG �1 BG �1 rG
�q( E� �7 �� ��1 �G �1 �G ,�1 BG H�1 FG m�1 FG ��1 FG ��1 BG ��1 BG �1 BG �1 BG
�q( E� ��, �� �1 �G
�q( E� Aa B ��, B �1 �G 8�1 �G M�1 �G b�1 �G
�q( E� � <� x�1 �G
�q( E� �� B ��1 �G ��1 }G ��1 BG �1 BG �1 BG �1 FG &�1 BG B�1 FG V�1 BG w�1 fG ��1 rG ��1 �G �1 �G �1 �G ��1 �G �1 }G
M E� �) 8 &�1 �G B�1 BG
8 M E� � 8 _�1 �G
8 �
) �� � �
�1 �G
8 �u- � �|- ��1 �G ��1 �1
Z
! x� �) m� ��, A �1 �G
�g R� ��* � ��* �� �1 �G
�
) �� \ -
�(-
�1 �G
G� l \ - ] Ef- �
�&- �
x; L &�1 �G W�1 3� p�1 ��
Ȯ! \� �� �� N�! ��1 H
Ϫ , > ' z �7 � �t& � ��1 H
�
2� a[ 9� g�" >� ��1 H
�
2� �1 H
�) / �) B �z � Ϫ �) ,�) A �1 H
Z
! x� ��) 3 �1
H
@ � � Y { Ϫ / &�1 H 0�1 , L�1 . j�1 0 ��1 2 ��1 4 ��1 6 �1 8 �1 : �1 < 7�1 > U�1 > s�1 A ��1 C �1 E �1 G �1 I ?�1 K b�1 M ��1 O ��1 Q �1 S ��1 U �1 W (�1 Y @�1 [ e�1 ] ��1 8 ��1 ` �1 ` �1 c �1 e �1 g 8�1 i U�1 k s�1 m ��1 o ��1 q
�� �g R� 7a' �� ��* �� � B �1 6H ��1 6H ! 2 �3
8 f�* �� ��* 8 0H)
a' � g �� ��* 8 V 2 :H
8 �g R� 7a' �� ��* �� y 2 <H
3� �% I� � � �, � F�, � � 2 >H
1y' 3� '�* <� 8 � 2 @H
8 1y' 3� '�* � 2 BH
1y' 3� <� 8 � 2 DH � 2 DH
1y' 3� ^�, <� 8 2 GH
8 1y' 3� ^�, ,2 IH
1y' 3� I2 KH b2 DH
1y' 3� �z' <� 8 ~2 NH
1y' 3� �)( <� 8 �2 PH
1y' 3� T�, <� 8 �2 RH �2 DH
�% �� Z%& � 7 � �2 UH �2 �
�% �� 2 XH
�% �� Y�% �� H�! �� 92 ZH V2 � s2 � �2 �
�% �� I�% �� Q�% �� � � �2 _H
�% �� ^& V� %^& ?^ D^& B �2 aH
�% �� ^& V� %^& ?^ 3^& B �2 cH $2 � D2 � i2 �
�% �� ͂ �� �2 hH �2 � �2 �
: W o� B �]& � �2 lH
� R�% � ��! � 2 nH
�% �� �> �� 2 pH
�% �� ' �� .�$ �� .2 rH
�% �� ' �� .�$ �� D2 tH
�% �� ' �� .�$ �� g2 vH
�% �� \! �� 1�% �� =�% �� �2 xH
�% �� \! �� t�% �� �2 zH
�% �� � �� �2 |H
A : W �2 ~H
B �% �� x� B �2 �H
�% �� .�$ �� 2 �H
�% �� \! �� =�% �� �" B �> �� 32 �H
�% �� ��% � �
& � (! �� M2 �H
aI& � >�% � j2 �H
aI& � ��% � �2 �H �2 �H
�& N� y%& )� �2 �H
�% ��
& (! B 6 � B� �2 �H
�& N� B� B 2 �H
��% �� B� � 2 �H -2 � c2 � s2 � �2 � �2 � �2 �
: W , B )� �2 �H
�% �� , B 2 �H 12 �
B � ^& q� � I2 �H
�% �� �% �� e�% �� ^2 �H
�% �� !�$ W r2 �H �2 �
: W �" B N�! B �]& B �2 �H �2 � �2 �
�% �� ��$ �� �2 �H
aI& � 2 �H
�]& B aI& � 22 �H
�% �� �]& B �" B o� B x� B \2 �H
�% �� �" B o� B x� B �2 �H �2 �H �2 �H )�) �!
#� � ֙ � �2 �H
8 ��- �
a' � �2 �H
8 �) m� q� [� q} ��- 2 �H
�� �� � $ �w � $ c � $ o ��# � ' 2 �H
�� �.$ > > 2 �H
�� �� C. �� o� B R 2 �H
�� �� 0� � C. �� o� B p 2 �H
�� �� ݱ M � $ c � $ _ � 2 �H
�� �� � 2 �H � 2
�� �� db" �� � �H
�� �� 0� � ��# �� � 2 �H � 2 �H � 2 �H
�� �� 0� � G^ �� /� 8
2 �H
2 �H
�� �� 0� � � $ �t! ,
2 �H ?
2 �H
�� �� R
2 �H
� 0� � `
2 �H
�� �� 0� � F� �.$ > �� 8 r
2 �H �
2 �H
�� �� � $ �t! �
2 �H
�� �� � $ M �
2 �H
�� �� ]� �� �
2 �H
�� �� �A �� � $ B e( 8 �
2 �H
�� �� 0� � ]� �� �
2 �H �
2 �H 2 �H
�� �� 0� � �A �� � $ B e( 8 2 �H " 2 �H
8 �u- � 5 2 �H
8 �u- � V 2 �H
8 �u- � m 2 �H
8 �u- � � 2 �H
8 �u- � � 2 �H
8 �u- � � 2 �H
8 �u- � � 2 �H
8 �u- � � 2 �H
}- � #}- ��& 7}- � N}- o 2 �H C 2 �H j 2 =5 � 2 �H � 2 �H � 2 �H � 2 �H
2 A5 3
2 �H T
2 �H {
2 C5 �
2 �H �
2 �
�% �� ͂ B ɾ% �� �
2 I �
2 � 2 �
�% �� : �� %2 I D2 � ]2 � 2 � �2 � �2 � �2 � 2 � #2 � Q2 �
�% �� ͂ B �> �� m2 I
�% �� : �� �2 I
�% �� : �� �2 I �2 I �2 � 2 � K2 � t2 � �2 � �2 � �2 � �2 � 2 � -2 � K2 � k2 � �2 � �2 � �2 '# �2 �
a' � ��) � �2 1I
�}- �� j:! M a' � �) �� �- 2 3I
��& � q� [� �}- �� >2 5I
=� �
� :� � �) m� �J
m2 7I
=�
� :� �� �2 9I
�-
̋- ؋- hJ) �2 ;I
#� � �w' � � �2 =I
Z
! x� �) m� C. � �- � (�- �2 ?I
Z
! x� �) m� C. � 7�- � (�- 2 AI ,2 5 ?2 5
� ) I� <� 8 2�- 8 =�- 8 X2 EI
�% �� �N& �� e2 GI
�� W |2 II
�% �� �z �� �2 KI
�% �� ��$ ��$ �� � �2 MI
�% �� �z �� �2 OI
�% �� P� B �& B K" �� 2 QI
�% �� �z �� ,2 SI
�% �� ݂$ �� R2 UI
�% ��
& �& �& �� x2 WI �2 �
�� W ͂ �� �2 ZI
�� W ��$ �� �2 \I 2 � *2 �
�� W 4I% �� ��! �� E2 `I
�� W ' �� Ϫ / � � [2 bI
�� W ' �� x� B t2 dI
�� W �> �� �2 fI �2 II
�� �� W �2 iI
�� W m�$ � �2 kI
�� W �z � 2 mI
�� W 7� � 2 oI
B �� W `� 8 42 qI D2 II
�� �� W W2 tI
�� W � �� t2 vI
�� W : } �2 xI �2 qI �2 II
�� �� W Y �2 |I �2 II
�� W ' �� Ϫ / �2 I
�� W Y o� W � � 2 �I
�� W �A B 2 �I
�� W �z B 72 �I
�� W 7� B P2 �I
�� W o� B i2 �I
�� W �� �� |2 �I
�� W Ϫ � > �2 �I �2 �I
�� W ' �� � 8 �2 �I �2 � �2 II �2 II
�� W \! � 2 �I
�� W ' �� .�$ �� .2 �I
�� W ' �� .�$ �� C2 �I
�� W ' �� .�$ �� e2 �I
�� W .�$ �� �2 �I
�� W .�$ �� �2 �I
�� W ܙ �� �2 �I
@ �� W : �2 �I
�� W �� � %I% �� �k& �� �2 �I
�� W Ϫ / 2 �I 2 �I
�� W g � _ 62 �I
�� W \! B P2 �I h2 � s2 � ~2 �2 � �2 � �2 II
� �# �� )�$ �� �2 �I
� �# �� �H% o �W! o �2 �I
� �# �� , �2 �I
� �# �� �^) 2 �I 62 �I V2 �I
� �# �� �^) 8 v2 �I
� �# �� � � �^) �2 �I
� �# �� �Q �� �2 �I �2 �
�� W ' �� ֙ � � B �2 �I
�6 �� �� �2 �I 2 = 32 �
� �# �� m�$ � =2 �I W2 �I
�# �� , k2 �I
�# �� ͂ �2 �I
�# �� �^) �2 �I �2 �I
�# �� �2 �I
�# �� �Q �� 2 �I
�� W , B 2 �I
�� W \! 5 2 �I
�� W �&& B L 2 �I f 2
�� W \! �� 2 �I
�� W ' B ֙ � � B � 2 �I
�� W ͂ B � 2 �I � 2 �I � 2 �I
�� W �� B 2 �I
�� W ֙ � � B 2 �I
�� W �! B ܙ
8 2� 2 2 �I L 2
�� W �k& e 2 �I
�� W !�$ W } 2 �I
�� W V� B � 2 �I
�� W � 8 � 2 �I � 2 � � 2 � � 2 � � 2 a�
�% �� � {� �� � �� 2 �I
�% �� ��% n 2 �I
�% �� ��% � ��% � : 2 �I W 2 � l 2 � � 2 � � 2 �
��# �� �4$ �� � 2 J
��# �� �X �� ~� � �T o y4$ +� ��# X �4$ X �4$ � � 2 J � 2
��# �� �T � 2
J
��# �� �T R� � ��# � 2 J
��# �� T4$ Ϫ W i4$ � �� � $ 2 J
�� ��# �� �T ; 2 J
��# �� �T g$ W q�# z ��# z N 2 J
��# �� � �� a 2 J
��# �� �T hb" W j 2 J
��# �� v 2 J
��# �� �T �$ � � 2 J
��# �� �T � � � 2 J
\! 7� �Q) � c6 � � 2 J � 2 Z � 2 Z
g~! �� 5~! A v�" B � 2 "J
��) � �) � 2 $J
��) � �)
2 &J
��) � �a' + 2 (J
��) � &�) B 2 *J
��) � �a' b 2 ,J
��) � ��) u 2 .J
��) � 0�) � 2 0J
��) � �a' � 2 2J
��) � �a' � 2 4J � 2 sA
G^ � � 2 7J
\) k� � 2 9J
�h" ��- � ֙ � + � 2 ;J
!2 l6 $!2 l6
8 8 ) |� ��
��- ?J
�! �� �� u� @!2 AJ
�7* ^ �! ]� ��& O� S!2 CJ
� � N�) �� o!2 EJ �!2 EJ
�7* ^ 8* ^� �r [ �!2 HJ
Z
! x� q� [� �!2 JJ �!2 JJ
� * �x �� �!2 MJ �!2 �# Sq' 9)
� * � �� "2 QJ
�7* ^ �7 f� "2 SJ
db" �� ��# �� G^" UJ ""2 ZB @"2 ZB
� * � �� d�& j \"2 YJ v"2 '0 �T' ~&
Z
! x� �% m� �"2 ]J �"2 \B
�% �� <I% 8 �N& �� �"2 `J �"2 � #2 � !#2 � 5#2 �
�% �� �N& P#2 fJ
�% �� �N& �� \! �� _#2 hJ ~#2 H
}` �� ѻ B �#2 kJ
�
2� [a -� C. S� o�" �#2 mJ
�
2� .� B �" 8 1�" 8 E�" 8 �#2 oJ
�
2� \ A P B �#2 qJ �#2 H
�
2� #g! B �#2 tJ �#2 �
�
2� [a -� $2 wJ
�
2� "$2 yJ
�
2� �" c 7$2 {J
8 }` �� �
� ��" W [$2 }J t$2 i �$2 H �$2 tJ �$2 � �$2 � �$2 H
�
2� ]�" �$2 �J �$2 �J �$2 �J %2 �J &%2 �J =%2 i
�
2� }�" r� ��" I%2 �J Z%2 H n%2 H
�
2� �A ~%2 �J
�
2� C. �� ��" �� �%2 �J �%2 H
�
2� #g! B + �� �%2 �J
�
2� � @� �) 8 �%2 �J �%2 H �%2 tJ
�
2� ��"
� �" � &2 �J
�
2� �s! �� :� W =� W $&2 �J 5&2 H
�
2� � � Х" B G&2 �J
�
2� U .� o� B ]&2 �J m&2 �
�
2� �{! o�" �" x&2 �J �&2 i �&2 H �&2 H �&2 tJ
�
2� + �� �&2 �J '2 #'2
�
2� y() � �() B �() � ='2 �J I'2 �J _'2 � k'2 � w'2 �
�" �� �'2 �J
�
2� �" �� �'2 �J
�
2� #g! B �) �� �'2 �J
�
2� �) �� �'2 �J �'2 �J �'2 H �'2 �� (2 �� (2 H 6(2 H
�
2� 6x! +� L(2 �J b(2 �J
B �
2� y(2 �J
�
2� o� B �(2 �J �(2 �J �(2 yJ �(2 �J �(2 �J )2 �J )2 �J :)2 �J P)2 yJ
�
2� s~! !� ��" � j)2 �J �)2 H �)2 H �)2 H �)2 H *2 H
�
2� /{! "*2 �J
�
2� � B <*2 �J
�
2� Y� V*2 �J y*2 H
�
2� s� � �*2 �J �*2 �J �*2 �J �*2 �J �*2 �J +2 �J +2 yJ 2+2 H P+2 H q+2 H �+2 H �+2 yJ �+2 �J �+2 �J �+2 �J �+2 �J ,2 �J &,2 yJ >,2 �J d,2 H �,2 H �,2 H �,2 H �,2 H -2 H 1-2 H T-2 H o-2 �J �-2 �J �-2 �J �-2 �J �-2 �J �-2 yJ .2 �J (.2 H J.2 H m.2 H �.2 H �.2 H �.2 H �.2 H /2 H ./2 H
�
2� C. O/2 K f/2 H �/2 �/2 H �/2 �/2 �/2 �J 02 �J 302 �J V02 �J
�
2� � B 6 .� p02 K �02 �J �02 �J �02 �J �02 �J �02 �J �02 yJ 12 �J /12 H H12 H f12 H �12 �J �12 H �12 H �12 H !22 H ?22 H a22 H �22 H �22 H �22 H �22 K �22 H 32 �J *32 �J D32 �J g32 �J �32 �J �32 �J �32 �J �32 �J �32 �J �32 yJ
42 �J "42 H ;42 H X42 H x42 H �42 H �42 yJ �42 �J �42 �J �42 �J �42 �J 52 �J %52 yJ <52
�
2� � B 3 B x� B �" 8 V52 GK
�
2� � B 3 B x� B �" B c52 IK
�
2� �! c ~52 KK
�
2� � c �52 MK
�
2� �! ��" � ��" 8 �52 OK
�
2� ��" 8 ��" 8 �52 QK �52 tJ
�
2� �! ��" � �52 TK 62 H 62 -� )62
=62 -� K62 V� S62 V� f62 -�
8 Z
! x� �g R� q� [� ��
~62 ]K
�h" + P �62 _K
�� v� �62 aK
�� �� {�* H �62 cK
g �� �g R� �62 eK
8 �g R� ��* � �62 gK �62 p9
P �h" �&& � Ϫ A !� B � jK 72 %
}�# z� � B 0� A yX* A �X* � oT* mK
�% I� ��* {�* oK -72 �5
B ޞ �� � B :72 rK S72 '# i72 ! w72 �5
�! �� �72 wK
��) � bX( � �� �72 yK
]�, � i�, � Z� � �72 {K �72 {K
:� B B 7�) � ?�) � *82 ~K
P� �g h� 8� P� :82 �K
�% � K82 �K f82 �K �82 �K �82 SJ �82 i ��# l6 �82 l6 �82 �. 92 �D #92 �D C92 (
y�$ P� �> �� I$ |� T92 �K p92 � �92 �92 �E
y�$ P� y�$ 8 �92 �K
�� y�$ P� �92 �K
y�$ P� m�$ � �92 �K :2 �! 1:2 �! I:2 L `:2 ~:2 R
y�$ P� \! B �:2 �K �:2 F �:2 _ �:2 � �:2 �! ;2 l ';2 F Q;2 z n;2 0 �;2 V �;2 �E
�g R� � B �;2 �K �;2 -� �;2
j* V� <2 -� <2 �# D<2 �#
z �� 5� a� Dy �� �% �� o<2 �K
z �� 5� a� �% �� �<2 �K �<2 l6 �<2 �D �<2 % �<2 �D �<2 d
NK) � =2 �K %=2 d A=2 �.
+j *� (�- B X=2 �K
db" �� �� � k=2 �K
db" �� �5$ 8 ~=2 �K �=2 %
Z
! � �) m� t' �=2 �K �=2 ,!
� � m� Z� � q� [� �=2 �K
8 � m� ȳ* m� Z� A� ґ- � a' � ">2 �K
8 l�- [� t�- [� R>2 �K }>2 �K
q� [� ]=* � �>2 �K �>2 d �>2 �#
� Z
! � �) m� ?2 �K
|v' � +�* � -?2 �K
\! m� +�* � P?2 �K r?2 �#
8 N�( Z
! x� Z� A� |�- K �?2 �K
i�, � Z� � �?2 �K �?2 {K �?2 {K
]�, � i�, � R�- � *@2 �K
]�, � i�, � E�- � i@2 �K
� |v' � Z� � �, � �@2 �K
� |v' �
a' � �@2 �K
|v' � Z� � O' � �@2 �K
�* � |v' � 1�- P� A2 �K
j:! � |v' � 1�- P� 7A2 �K
(�
a' � XA2 �K
#� � tA2 �K
a' � �A2 �K �A2 �K
��
a' � �A2 �K
+�* � !�- 8 �A2 �K B2 �K )B2 �K
�
a' � IB2 �K
+�* � |v' � ;�- P� _B2 �K �B2 �K
� |v' � q� �� �B2 L
� C�) � �B2 L
Z
! x� b�& � �B2 L C2 �
8 ��- � �- � C2 L
8 �- �� �- �� <C2
L
8
a' � ' � ^C2 L
Z
! x� #� � �- �- � - � =�, 8 tC2 L
Z
! x� \! m� +�* � �- �C2 L �C2 O$ �C2 �) �C2 �) D2 �)
k� �
! w� D2 L
�x �� 6D2 L
|v' � Z� � O' � SD2 L
�) m� Z� � a' � sD2 L
�) m� Z� � q� [� �D2 L
Z
! � ��& +� �D2 L �D2 L
8 � m� ȳ* �� Z� � j:! � - E2 #L
8 � m� ȳ* �� Z� � q� �� - CE2 %L
� � �# K�# �� �$ c �� � �$ X $ X ��# � ��# 'L uE2 'L
� � �# K�# �� �$ c �� � �$ X $ X ��# �E2 *L �E2 � �E2 o@ �E2 l6 �E2 l6 F2 a� #F2 �. 9F2 �/
� �� {�
B �5$ � � $ 3L RF2 % dF2 �< vF2 '# � � �F2 �* �F2 w) �F2 �, �F2 �" �F2 � �F2 �)
G2 �* %G2 �" 9G2 �" PG2 '
��& � �) m� p�) �) 8 aG2 CL �G2 �* �G2 �* �G2 ' �G2 ' H2 �*
��& � \! �� 4H2 JL YH2 �* rH2 �* �H2 ' �H2 �* �H2 �*
��& � ��) �H2 QL
� ( ��) $ ��) % \ - �
��) A t' � ( SL
�a' & \ - �
��) A t' � ( UL I2 o@
� �� ��# $ 8 I2 XL
�% I� ��& � �w' x� #I2 ZL 9I2 �" KI2 �) [I2 ' mI2 �* �I2 �* �I2 ' �I2 ZL
�� $� �� 8 �I2 cL
�X $� �� 8 �I2 eL
��- } ~
m� K" { �I2 gL J2 gL J2 d/
*�# �� 2J2 kL
�') ]� �& z� NJ2 mL kJ2 �
F� ^� � �( � B �/" B �J2 pL
F� ^� d B �( � B �J2 rL �J2 i �J2 i �J2 � �J2 � K2 K2 � 5K2 � PK2 � aK2 Q {K2 4 �K2 S �K2 4 �K2 �8 �K2 �8 L2 e? L2 e? 8L2 � RL2 � hL2 4 �L2 " �L2 9 �L2 �L2
�L2 [(
M2 � "M2 � 4M2 � FM2 �
F� ^� ;L , XM2 �L
F� ^� ;L g , ] B nM2 �L
F� ^� ;L o� , ] B �M2 �L �M2 � �M2 �M2 i �M2 � N2 pL N2 rL 8N2 i IN2 I8 iN2 i ~N2 � �N2 � �N2 �N2 � �N2 � �N2 �
O2 � %O2 � 6O2 Q PO2 4 nO2 S �O2 4 �O2 �8 �O2 �8 �O2 e? �O2 e?
P2 � 'P2 � =P2 4 UP2 " lP2 9 �P2 �P2
�P2 �P2 � �P2 � Q2 � Q2 � -Q2 �L CQ2 �L \Q2 �L sQ2 � �Q2 i �Q2 � �Q2 � �Q2 pL �Q2 rL
R2 i R2 I8
}` �� q3 � ;R2 �L TR2 i
}` �� { iR2 �L ~R2 � �R2 � �R2 � �R2 �R2 � �R2 �L �R2 e? S2 4 8S2 ' QS2
jS2 � �S2 � �S2 � �S2 �S2 � T2 � 1T2 � OT2 � oT2 � �T2 � �T2 Q �T2 4 �T2 S �T2 4 U2 �8 .U2 �8 KU2 �8 dU2 e? |U2 e? �U2 � �U2 � �U2 4 �U2 " �U2 9 V2 ,V2 HV2
hV2 �V2 � �V2 i �V2 � �V2 � �V2 � �V2 �L �V2 �L W2 �L &W2 � >W2 i \W2 �: zW2 �: �W2 � �W2 � �W2 pL �W2 rL X2 I8
}` �� { ¶ 8 #X2 M :X2 � NX2 �
}` �� �) 8 c� B bX2 M �X2 M
}` �� c� B �X2 M �X2 M �X2 � �X2 M
}` �� c� B ¶ 8 Y2 M 0Y2 M bY2 M
}` �� )� �Y2 M �Y2 �Y2 � �Y2 M �Y2 e? Z2 O .Z2 4 MZ2 ' hZ2
�Z2 � �Z2 � �Z2 � �Z2 � [2 � <[2 � Y[2 � y[2 �? �[2 �[2 |8 �[2 � �[2 4 \2 � \2 Q 8\2 4 X\2 S q\2 4 �\2 �8 �\2 �8 �\2 �8 �\2 e? ]2 e? "]2 � >]2 O Y]2 � q]2 4 �]2 " �]2 9 �]2 �]2 �]2
!^2 @^2 � W^2 4 n^2 � �^2 � �^2 � �^2 �L �^2 �L �^2 �L �^2 � _2 v; '_2 v;
}` �� [ B o� B q3 B �d# � ?_2 GM
B }` �� q3 B � B ]_2 IM v_2 � �_2 � �_2 i �_2 � �_2 � �_2 pL `2 rL 5`2 i F`2 I8
}` �� { ¶ 8 f`2 TM �`2 � �`2 � �`2 � �`2 � �`2
}` �� �# W �� s� �`2 [M a2 ' a2 � <a2 � Wa2 |8 ma2 � ~a2 Q �a2 4 �a2 S �a2 4 �a2 4 b2 �8 )b2 � Pb2 �8 mb2 �8 �b2 e? �b2 e? �b2 �8 �b2 � �b2 � c2 9 c2 4 6c2 " Mc2 9 fc2 �c2
�c2 �c2 � �c2 i �c2 � �c2 � d2 � d2 �L 4d2 �L Md2 �L dd2 � |d2 i �d2 � �d2 � �d2 pL �d2 rL �d2 i e2 I8 ,e2 TM Je2 � ]e2 � oe2 � �e2 �e2 [M �e2 ' �e2 � �e2 � �e2 |8 f2 � $f2 4 =f2 Q Wf2 4 uf2 S �f2 4 �f2 4 �f2 �8 �f2 � g2 �8 ,g2 �8 Eg2 4 \g2 e? tg2 e? �g2 �8 �g2 � �g2 � �g2 9 �g2 4 h2 " #h2 9 <h2 \h2
|h2 �h2 � �h2 i �h2 � �h2 � �h2 � �h2 i i2 i Ii2 �L _i2 �L xi2 �L �i2 � �i2 �i2 i �i2 � �i2 �
j2 pL (j2 rL Cj2 i Tj2 I8 tj2 TM �j2 � �j2 � �j2 � �j2 �j2 i �j2 [M k2 ' k2 � Ck2 � ^k2 |8 tk2 � �k2 Q �k2 4 �k2 S �k2 4 �k2 4 l2 �8 0l2 � Wl2 �8 tl2 �8 �l2 e? �l2 e? �l2 �8 �l2 � �l2 � m2 9 %m2 4 =m2 " Tm2 9 mm2 �m2
�m2 �m2 � �m2 i �m2 � n2 � n2 � %n2 �L ;n2 �L Tn2 �L kn2 � �n2 �n2 � �n2 � �n2 pL �n2 rL o2 i o2 I8 2o2 TM Po2 � co2 � uo2 � �o2 �o2 i �o2 [M �o2 ' �o2 � p2 � p2 |8 2p2 � Cp2 Q ]p2 4 {p2 S �p2 4 �p2 4 �p2 �8 �p2 � q2 �8 2q2 �8 Kq2 e? cq2 e? {q2 �8 �q2 � �q2 � �q2 9 �q2 4 �q2 " r2 9 +r2 Kr2
kr2 �r2 � �r2 i �r2 � �r2 � �r2 � �r2 �L �r2 �L s2 �L )s2 � As2 �5 Os2 a� ks2 �5
�# � \� �� �5$ B �s2 N
}` �� (G$ 8 �s2 N
8 db" �� ��# �� �# �� �# �� �# W ��# �5$ �# N �s2 N �s2 N �s2 N �s2 N t2 N 3t2 N
��)
��,
�� � �� � Nt2 &N
� mG � �2( s C# (N
�g R�
a' � յ& � ��* � ut2 *N
� � N�) � �t2 ,N �t2 ,N
� � N�) �� �t2 /N
�� �� ' M� �t2 1N �t2 '#
�g R� 7a' �� �' �� 7G' � u2 4N
�g R� 7a' �� ��* �� u2 6N 8u2 4N Su2 6N ru2 6N
8 �g R� 7a' �� ��* �� ��* � �u2 ;N
a' � ��* B� �u2 =N
�� �� �! N� �u2 ?N hW' V)
a' � q� [� �7 � v2 BN
�7 � c6 � , �� )v2 DN
ޝ �� Lv2 FN Vv2 /
a' � �' �� ��* B� ov2 IN �v2 4N �v2 6N �v2 =N �v2 4N w2 6N Dw2 �$
db" �� �� � _^" QN
}` �� �� � 2� B ^w2 SN {w2 SN
� � � N�) �� �w2 VN �w2 EJ �w2 EJ �w2 EJ �w2 EJ �w2 !& x2 ?
�$ � nz �� !x2 ^N
G^ �� T4$ �5$ �� @x2 `N
�g R� ' � �� B Yx2 bN tx2 bN
�g R� �� � �x2 eN �x2 �.
}` �� M� � B 8_" hN
V=* l �7 O� �x2 jN
8 ) |� �z B �� lN
�h" ܙ J 6 �x2 nN �W' [) �x2 jN y2 jN O_" �; "y2 �; Gy2 �;
a' � ?�* � y�! B jy2 vN �y2 d �y2 d
8 ��$ � S( � �|- �y2 zN
8 i�* � `�) w�* ��& � �r � M�( �� ! � �y2 |N �y2 H? �y2 vN z2 d z2 d
8 �7* ^ � L� <z2 �N ��( �5
��& : =� � ��$ �
Xz2 �N �z2 Z
8 Z
! x� �) m� � 4 �0 � R� � �z2 �N
8 \! 7� j:! � �J) � �J) � �z2 �N �z2 '# �z2 �� �z2 �� {2 �� '{2 �� ;{2 �� N{2 �� a{2 �� v{2 �� �{2 �� �{2 �� �{2 �� �{2 �� �{2 �� �{2 �� |2 �� )|2 �� ?|2 �� T|2 �� h|2 �� ||2 �� �|2 �� �|2 �� �|2 �� �|2 �� �|2 a� }2 F }2 F 5}2 F [}2 �E �}2 � �}2
y�$ P� �$ �� �}2 �N �}2 F ~2 �E 5~2 D ]~2 �E �~2 �! �~2 J �~2 F �~2 2 L 12 N P2 v2 P
y�$ P� ��$ � ��$ � �2 �N �2 R �2 T
B y�$ P� ��$ 8 ��$ 8 �2 �N B�2 �E e�2 V
y�$ P� ��$ 8 ��2 �N ��2 V ��2 F ݀2 Z ��2 \
�2 F ,�2 _ J�2 _ r�2 _ ��2 e ��2 e �2 e �2 i +�2 F T�2 �
y�$ P� �$ �� � �� o� B u�2 �N ��2 F ��2 F �2 �! �2 l &�2 i @�2 i Z�2 F ��2 F ��2 �E ��2 F ރ2 F �2 x "�2 0 H�2 2 t�2 V ��2 �E ��2 F
y�$ P� Ϫ W � B ҄2 �N
y�$ P� � 8 ��2 �N �2 �E B�2 o@
� �� �) �N X�2 -� �2 V� ��2 V�
�% �� ��% �� ��% �� ��2 �N
�% �� �A �� �2 �N
�% �� : A On � �2 �N �2 �N #�2 �
�% �� J�$ �� ;�2 �N _�2 pH
B �% �� `� 8 y�2 �N ��2 �
�% �� � {� �� ��2 �N
�% �� ��% �� �" t�% X φ2 O ��2 �N
�% �� ��% �� �2 O #�2 �
�% �� ' �� x� B :�2 O R�2 tH w�2 vH ��2 zH Ç2 |H ݇2 �H ��2 �H
�% �� Ϫ / �2 O 0�2 �
�% �� �) 8 K�2 O
�% �� \! B a�2 O x�2 � ��2 � ��2 � Lj2 � �2 � ��2 �
�% �� ܙ
8
�2 O
�% �� 4�% 8 "�2 O
�% �� ' �� Ϫ / 6�2 O O�2 �
�% �� Y o� W � � g�2 "O y�2 � ��2 � ��2 �H Ӊ2 �
�% �� ' �� ֙ � � B �2 (O
�% �� ͂ B
�2 *O -�2 *O M�2 *O o�2 *O
�% �� ֙ � � B ��2 /O
�% �� ֙ X ��2 1O Ɋ2 *O �2 �H �2 �
�% �� : A On � N� 8 (�2 6O @�2 � O�2 � ^�2 � t�2 �
�% �� �% B ��% 8 ��% 8 ��% 8 ��2 <O ��2 �
�% �� t% �� H�! �� ��2 ?O ϋ2 O
�% �� \! � �2 BO ��2 � �2 �
�% �� '� B !�2 FO ;�2 � t�2 _H ��2 � ��2 �
+� '� B ʌ2 LO
�% �� h%& B p%& B �2 NO
�% �� �% B � � � B �� B �2 PO �2 � 4�2 � T�2 � m�2 � ��2 � ��2 � ��2 � �2 �N �2 �N �2 O
�% �� �) G �2 \O /�2 � G�2 � ]�2 � {�2 � ��2 �
�% �� y&& �� ��2 cO
�% �� �z � ʎ2 eO �2 eO
�2 � 3�2 �
�% �� �z B R�2 jO r�2 jO
�% �� �A B ��2 mO ��2 � ԏ2 � ��2 O �2 pH #�2 � =�2 � O�2 � g�2 rH ~�2 tH ��2 � ��2 �
�% �� � z Ґ2 zO �2 �H ��2 � �2 � -�2 � X�2 �H s�2 O ��2 �
�% �� � \! �� ��2 �O
�% �� �� �� �" t�% X ��2 �O
�% �� \! W �� �� %& W (%& B �2 �O �2 �O .�2 �O
�% �� �> �� <%& � F%& � P%& � I�2 �O `�2 �
͂ B �$& B q�2 �O
�% �� :�% � ��2 �O ��2 � ђ2 � �2 � �2 XH
�2 � &�2 �
�% �� G�% B X�% B h�% B t�% B � B >�2 �O Z�2 � r�2 � ��2 (O ��2 � �2 1O
�% �� '� B � �� �2 �O 9�2 XH X�2 � u�2 � ��2 O ��2 O ��2 O 2 � Ӕ2 O �2 � �2 �
�% �� 9&& � �2 �O @�2 � Z�2 "O
�% �� ��% B o� � �� B k�2 �O ��2 � ��2 � ��2 � ͕2 � �2 � ��2 �
�% �� xl B "�2 �O
�% �� �A B =�2 �O
�% �� %& � W�2 �O
�% �� �$& � s�2 �O
�% �� o� B ��2 �O
�% �� Vt B ��2 �O ��2 /O і2 1O �2 � �2 � @�2 �O Q�2 �
�% �� �$& W k�2 �O ��2 � ��2 � ė2 � �2 � ��2 � �2 � )�2 � 7�2 �
�% �� n � F�2 �O d�2 � r�2 � ��2 � ��2 � ܘ2 � ��2 � �2 �
�% �� �&& ?^ 9�2 �O S�2 �
�% �� �6 B � �� B u�2 �O ��2 �
�% �� ��% B o� B �� B ��2 �O ̙2 �N
�% �� �^ B �2 �O �2 �
�% �� : �2 �O :�2 pH S�2 �N e�2 � ��2 �N ��2 O ˚2 �N ݚ2 O ��2 O �2 O %�2 O
�% �� 4�% 8 <�2 �O T�2 O p�2 O ��2 � ��2 O ��2 � ˛2 rH �2 zH �2 |H !�2 �H :�2 �H U�2 � o�2 � ��2 �O
X�% p� ��2 P Ɯ2 � ޜ2 � ��2 � �2 � &�2 �
�% �� �) 8 V 8 =�2
P ^�2 �O z�2 � ��2 O ��2 "O ��2 � Н2 � �2 � �2 � "�2 1O =�2 � R�2 � i�2 � w�2 �
�% �� ��% E� ' P�
8 ��2 P
�% �� ��% E� P�
8 ��2 P Ԟ2 � �2 <O
�% �� ƈ% E� ��2 P �2 � 2�2 � O�2 � j�2 BO ~�2 � ��2 � ��2 � ��2 � ۟2 � �2 � �2 �
y�$ P� �> �� <I% 8 +�2 ,P
W �X W : B � " A " A J�2 .P b�2 �I
y�$ P� % � ��$ u�2 1P
8 y�$ P� I$ |� ��2 3P
y�$ P� x� 2� ��2 5P ؠ2 5P �2 5P
y�$ P� x� 2� �) 8 �2 9P
y�$ P� Kq .x 8 ,�2 ;P
K� P�2 =P q�2 =P
y�$ P�
$ ]I% z ��2 @P ��2 F ͡2 �!
�I% �I% :^ �2 DP
y�$ P� ��$ W $,% 8 �2 FP
> y�$ P� Ϫ / #�2 HP
y�$ P� � � {I% � ?�2 JP
: W " " W�2 LP u�2 y
y�$ P� Y� B ��2 OP
y�$ P� Y� B �z B ��2 QP
y�$ P� �I% � �z B Ԣ2 SP
y�$ P� Y� 1� �I% � ��2 UP
y�$ P� Y� 1� �z B �I% �
�2 WP *�2 x
y�$ P� 2 @�2 ZP
y�$ P� ' �� �" B \�2 \P
y�$ P� �� }� P ,% W sI% 8 {�2 ^P ��2 F ��2 F ��2 F ߣ2 F
�� W J�$ �� �2 dP �2 \I
�� W �$ 8 3�2 gP [�2 � s�2 �I ��2 ��2 � ��2 bI Ƥ2 II ޤ2 II
�� W �> w� ��2 pP �2 fI *�2 dI A�2 �E
�� W �� � Y�2 uP s�2 II ��2 �I ��2 iI
�� W m�$ � ʥ2 zP �2 �!
y�$ P� u� W ��2 }P
y�$ P� o� �
�2 P
�� W m�$ z $�2 �P
�� W �z z =�2 �P S�2 mI
�� W )�$ �� i�2 �P
�� W `� 8 ��2 �P ��2 tI
K� y�$ P� ��
� ��2 �P
@ y�$ P� ��
� �H% / Ǧ2 �P
�� W �� � %I% �� �1! �� ަ2 �P
�� W RI% �� �2 �P �2 �I &�2 �I
y�$ P� o� z A�2 �P Z�2 �P
y�$ P� o� � g�2 �P
�� W �H% o �W! o }�2 �P
�]& �� >�% �� ��2 �P ��2 �I ֧2 `I ��$ �
y�$ P� �> �� 4I% �� �2 �P ��2 � �2 � �2 a� (�2 � 6�2 � D�2 II W�2 F g�2 _ ��2 II ��2 _ ��2 �I
�� W ^M 8 è2 �P ۨ2 I
�� W ��$ � W I% � �2 �P
y�$ P� c� B �2 �P �2 _ -�2 V J�2 � U�2 s s�2 s ��2 F ��2 F ��2 �I ʩ2
�� W j B �2 �P ��2 F �2 �I +�2 �I
�� W o� A�2 �P
�� W �z Z�2 �P p�2 �I ��2 i
y�$ P� .x 8 ��2 �P ��2 F ��2 �I
y�$ P� ��
� �> Ӫ2 �P �2 �I
�� W �z � I% B ��2 �P �2
y�$ P� o� 8 .�2 �P
y�$ P� I$ |� \� B )� B G�2 �P
�� W !�$ �� _�2 �P
�]& W �]& �� ��2 �P ��2 �I ��2 F ϫ2 F �2 F ��2 F
/ K� �> �2 �P $�2 F 9�2 �N N�2 J�
@ Q X Ϫ / � > pk � c�2 �P x�2 J� ��2 � ��2 � ��2 � ��2 a�
�� W ' �� �) 8 Ӭ2 �P �2 �I
@ �� W �H% W � > �2 �P �2 �I 7�2 xI
�� W 2 L�2 �P h�2 �I }�2 a�
y�$ P� 9�$ 8 ��2 �P ��2 F ̭2 F
_� y�$ P� �2 �P
y�$ P� �$ 1� ��2 �P
y�$ P� \! _� �2 �P 4�2 F N�2 F i�2 �N ��2 F
y�$ P� J�$ �� ��2 Q ή2 F �2 V �2 F �2 F 5�2 F
� y�$ P� R�2 Q x�2 F ��2 Q ʯ2 F
y�$ P� v�$ � ��2 Q
y�$ P� I$ |� �> � o� � �2 Q 8�2 H
y�$ P� I$ |� ��$ � ��$ � V�2 Q t�2 �!
B y�$ P� ��2 Q ��2 ϰ2 �2 �P
y�$ P� ͂ � T�$ |� �2 Q
y�$ P� )�$ �� %�2 Q P�2 F r�2 � ��2 �N ��2 �
�S J� DZ2 &Q
8 �S J� ۱2 (Q ��2 &Q �2 � -�2 i
�S J� �) 8 H�2 -Q ]�2 &Q p�2 Z
B �S J� ��2 1Q
B �S J� � � � N�" W�" ��2 3Q
�S J� � ��2 5Q в2 &Q �2 3Q
�4" J� Y� N� :� ��2 9Q
y�$ P� , B �2 ;Q /�2 F U�2 F n�2 F ��2 F ��2 V ��2 � ̳2 F �2 F ��2 F �2 F A�2 F `�2 F ��2 F ��2 F ��2 F
y�$ P� �A B 2 LQ ��2 , �2 , 5�2 �P
}` �� � P� 4�$ \! �� [�2 QQ
y�$ P� j B s�2 SQ ��2 z ��2 |
y�$ P� �$ A� ҵ2 WQ
y�$ P� I$ |� �$ !� �2 YQ �2 V 0�2 V�2 F
y�$ P� V� B x�2 ^Q ��2 F ��2 �N ̶2 F �2 F �2 F �2 Q 7�2 F Y�2 � s�2 F
y�$ P� ܙ
8 ��2 iQ ��2 F ÷2 F �2 � ��2 $�2 F
y�$ P� �$ �� G�2 pQ a�2 F ��2 F ��2 �E ��2 D �2 �! �2 J �2 >�2 \�2 L x�2 N ��2 ��2 R ع2 T �2 V �2 V 9�2 F V�2 Z k�2 \ ��2 F ��2 _ ��2 _ ܺ2 F �2 F �2 � *�2 F M�2 �! j�2 l ��2 F ��2 s ͻ2 F �2 F �2 v -�2 x G�2 | c�2 0 ��2 2 ��2 V ɼ2 F �2 s �2 �N -�2 _ L�2 a� e�2 P ��2 e ��2 e ʽ2 i �2 e �2 i &�2 i >�2 i V�2 L s�2 � ��2 R ��2 F ݾ2 _ ��2 F �2 3P :�2 F V�2 �E s�2 H ��2 �! ��2 L ҿ2 R �2 F �2 _ *�2 F B�2 �! _�2 l w�2 F ��2 z �2 V �2 �P
�2 �E +�2 �N O�2 3P n�2 � ��2 ��2 F �2 �E �2 H �2 �! )�2 L E�2 R f�2 F ��2 _ ��2 F ��2 � ��2 �! ��2 l �2 F +�2 F Z�2 z |�2 V ��2 ��2 �E ��2 �N �2 F �2 F <�2 B Y�2 D ~�2 F ��2 �! ��2 �! ��2 L ��2 FP
@ y�$ P� ^� W �� > �2 �Q 1�2 N M�2 R n�2 T ��2 V ��2 V ��2 F ��2 Z �2 \ �2 V ,�2 F G�2 F c�2 � {�2 _ ��2 _ ��2 _ ��2 V �2 F !�2 F 9�2 F
y�$ P� ' |� Ϫ / \�2 �Q y�2 l ��2 F
y�$ P� ,% W ��2 �Q ��2 �P ��2 _
�2 q
y�$ P� )�2 �Q N�2 F j�2 F ��2 QQ ��2 z ��2 | ��2 V ��2 &�2 F G�2 F a�2 s ��2 � ��2 � ��2 � ��2 F
�2 F
y�$ P� �$ �� &�2
R @�2 F b�2 �E �2 D ��2 �! ��2 ��2 �2 L �2 N :�2 ]�2 R ~�2 T ��2 F ��2 _ ��2 _ �2 � "�2 F E�2 �! b�2 l z�2 F ��2 F ��2 F ��2 v ��2 x �2 | 5�2 0 X�2 2 ��2 V ��2 F ��2 _ ��2 �P ��2 F �2 F �2 F 2�2 F M�2 �N j�2 F ��2 F ��2 Q ��2 F ��2 � �2 V $�2 F 9�2 F S�2 F p�2 H ��2 F ��2 F ��2 F �2 F 5�2 Q W�2 Q w�2 �! ��2 Q ��2 �P ��2 Q ��2 Q
y�$ P� : � � ��$ B �2 DR ?�2 F a�2 � {�2 �N ��2 �N ��2 ;Q ��2 F ��2 F �2 F �2 F =�2 F W�2 V p�2 � ��2 F ��2 F ��2 F ��2 F ��2 � �2 F 6�2 V S�2 F e�2 F ��2 F ��2 F ��2 F ��2 LQ �2 , �2 , 8�2 F Z�2 �P ��2 QQ ��2 � ��2 SQ ��2 z ��2 | �2 WQ
y�$ P� I$ |� �$ � ,�2 iR K�2 V o�2 ��2 F ��2
y�$ P� ��$ �� ��2 oR ��2 ^Q �2 F &�2 �N H�2 �E
y�$ P� �7 q� ��$ i�2 uR ��2 3P ��2 F ��2 �E ��2 H ��2 �! �2 L 9�2 R Z�2 F v�2 _ ��2 F ��2 �! ��2 l ��2 V ��2 �P �2 � @�2 � [�2 �E |�2 �N ��2 �! ��2 F ��2 F
y�$ P� �$ i� ��2 �R �2 F )�2 �E F�2 D k�2 �! ��2 ��2 ��2 L ��2 N �2 $�2 R E�2 T o�2 V ��2 V ��2 F ��2 Z ��2 \ ��2 F �2 _ $�2 _ I�2 F a�2 F y�2 � ��2 F ��2 �! ��2 l ��2 F �2 F 6�2 F Z�2 v t�2 x ��2 | ��2 0 ��2 2 ��2 V �2 F *�2 �E M�2 F b�2 F v�2 �P ��2 �P ��2 �P ��2 F ��2 F
y�$ P� I$ |� �$ B � � ��2 �R &�2 �K E�2 �! l�2 F ��2 F ��2 z ��2 �N �2 F %�2 F D�2 V ]�2 F r�2 F ��2 F ��2 Q ��2 �! ��2 DR �2 F 1�2 � K�2 �N e�2 �N {�2 F ��2 F ��2 F ��2 F ��2 � ��2 F �2 F 3�2 F Y�2 � u�2 F ��2 F ��2 F ��2 F ��2 F �2 F (�2 �P N�2 QQ f�2 � ��2 z ��2 | ��2 WQ
y�$ P� I$ |� �$ � ��2 �R ��2 �2 F <�2 U�2 F m�2 �N ��2 uR ��2 uR ��2 a�
� [N �} W ��2 �R ��2 F �2 �P )�2 � N�2 � p�2 � ��2 i ��2 � ��2 � ��2 � �2 i A�2 �
4� }` �� Z�2 �R u�2 � ��2 � ��2 � ��2 � ��2 � �2 �R )�2 � I�2 � j�2 � ��2 y ��2 i ��2 � ��2 � �2 � 8�2 � Z�2 � y�2 � ��2 i ��2 �O
B �% �� o� B ��2 S
B �% �� ' B �� B ��2 S �2 � �2 � 5�2 � I�2 � a�2 � ��2 � ��2 �
�% �� Y� � �� � ��2 S
�% �� Y� � !�% B �� � ��2 S ��2 6O �2 � �2 � 6�2 � S�2 � l�2 � ��2 � ��2 �
�� / �w ��2 &S ��2 i ��2 �F
8 �% �� � �� �O � ��2 *S �2 � &�2 I8 I�2 � ^�2 � s�2 ��2 � ��2 � ��2 ��2
��2 � �2 � #�2 � 8�2 � H�2 � X�2 � j�2 � |�2 � ��2 �
}` �� :�" c "� c ��2 >S ��2 �
}` �� �� #� � � '� ��2 AS ��2 y ��2 y �2 �
}` �� � R� �O � *�2 FS J�2 G c�2 y |�2 G ��2 � ��2 � ��2 G ��2 G ��2 � ��2 i �2 i #�2 i @�2 � S�2 � f�2 i w�2 �F ��2 � ��2 I8 ��2 � ��2 � ��2 �2 � �2 � 4�2 W�2
z�2 � ��2 � ��2 � ��2 � ��2 � ��2 � ��2 G ��2 � �2 y .�2 y G�2 � [�2 G t�2 y ��2 G ��2 G ��2 G ��2 G ��2 i ��2 �F �2 � +�2 I8 N�2 � c�2 � x�2 ��2 � ��2 � ��2 ��2
��2 � �2 � (�2 � A�2 � ]�2 � l�2 G ~�2 � ��2 y ��2 y ��2 � ��2 G ��2 G �2 G
bX( �
'�2 �S
8 o�
� �x � �I" � ��) � ��) � @�2 �S
KJ
� � � l6' /� �1' 2� W�2 �S
�"' (� �2' B ��2 �S
i�- 8 w�- ��- վ � ' KJ
� ��-
� z � ��- � ��- � ��2 �S
�2' � �- � ��2 �S
�2' � �- � �.' � ��2 �S
8 �2' � �.' � ��2 �S �2 �S
8 o�
� �x � �� � %�2 �S
� � ' H�2 �S k�2 �S
� � ' KJ
� ��2 �S ��2 �S ��2 �S
� ^
� �2 �S
^
� '�2 �S =�2 �S S�2 �S a�2 �S
� ^� h� o�2 �S
� �-
d�) G�) T�) ��2 �S
� o� G�) T�) ��2 �S ��2 �S
� l�
� �
� ��2 �S ��2 �S
^
� ��2 �S ��2 �S ��2 �S �2 �S �2 �S )�2 �S 9�2 �S I�2 �S
B � ' KJ
� Y�2 �S s�2 �S ��2 �S ��2 �S �2 �S �2 �S �2 �S �2 �S
B KJ
� &�2 �S 9�2 �S
8 90' �2' � �- � 8* � 1�- � ?�- � M�- � P�2 �S
� � � o�2 �S ��2 �S ��2 �S
�- � 8* � ��2 �S �2 �S
�"' (� � 5� �2 �S
�"' (� � 5� 1�- 8 ?�- 8 �2 �S
�"' (� � ) 5� �2 �S ?�2 M�2 \�2 � p�2 �
�g R� 7a' �� ��* �� � B ��2 �S ��2 �. ��2 �. �2 �. �2 �.
8 S( � \ - ] �|- � �- �2 �S �2 �'
}�# z� �� � BT* �S �2 Q* �2 ^- B�2 �� ]�2 �� x�2 �.
� �� {�
B
$ B T4$ �5$ � � $ �S
}` �� �� 8 ��2 �S
8 8�! �� ��2 �S
� �� � �� t � B$ B Y �� �2 �S
}` �� g �2 �S
}` �� 9� � /�! c @ wT �� �B$ ox �2 �S
}` �� �A$ � �~ IB �B$ ox x; � @ �2 �S
�
S� @ g � �$ c �2 �S 3�2 �
�A$ � �B$ B �B$ �B$ � � �� B I�2 �S a�2 �
�A$ � �B$ B t G � � �� B t�2 T
# I �� �A$ � ER v t z �� B �~ � ��2 T
# I �� �A$ � ER v t z �� B �B$ ��2 T
�A$ � � � �B$ �B$ �� B �~ � ��2 T
� �� t � �$ B Y �� �$ M JB$ M VB$ M bB$ M �2 T
�A$ � � � vB$ � � � �2
T
*�# �� �A$ � � � � � �2 T
� � �A$ � �2 T
�A$ � '�2 T
B �A$ � =�2 T
A �A$ � I �� �$ �� ^�2 T ~�2 g� ��2 g�
8�! �� ��2 T �2 � �2 a�
� �� �$ B Y �� ��2 T
� �� t G .B$ c 3B$ c
�2 T �2 k
� I �� � �� � � g �- A�2 !T e�2 kL z�2 a�
}` �� �A$ � � @ �� n �$ B ��2 %T ��2 T
�X � �# � � @ ��2 (T
�A$ � � � t G �7 � �2 *T �2 a�
�A$ � ��
8 �2 -T
� *�# �� g �
� �2 /T
� �� � � t � �$ B Y �� *�2 1T
� �� B$ � B$ c =�2 3T
�� �A$ � �# B P�2 5T
�� �A$ � I �� i�2 7T
� �� g �- t n G n 8B$ � ��2 9T
*�# �� �A$ � � � ��2 ;T
8 � �� �A$ � �$ B Y �� ��2 =T
� �� t � �2 ?T �2 �@ ��2 o@
*�# �� � � �2 CT
T$ �� �A$ � � @ ��
8 �# � ��" �� �N ox �d" 8 1�2 ET
�A$ � � @ ��
8 �' n ] 8 �d" 8 F�2 GT
� *�# �� t G �B$ 8 \�2 IT j�2 T
�% �� ~e 8 ��2 LT
}` �� �� � B � B g & �d" 8 ��2 NT ��2 a�
�N �� �2 QT �2 1T ��2 �
�A$ � t G { � �2 UT
{ � h � t G $�2 WT
*�# �� t G �d JB$ M �$ M ;�2 YT
� �� /�# 8 O�2 [T r�2 T
� � �A$ � t G ��2 ^T
�A$ � t G �� B ��2 `T
� � �
� �A$ � t G ��2 bT �2 T
� � �� mB$ �A$ � �$ A ~e 8 ] 8 �d" 8 ��2 eT
8 I �� �A$ � �2 gT -�2 T
I �� �A$ � 5 8 F�2 jT
n�' �� ^�2 lT ~�2 e
@ v X Ϫ �C > �� � ��2 oT ��2 oT ��2 oT �2 -� �2 �
�� P 9x 3 uT 3 �" 7 3 �" O 3 �" g 3 �" � 3 �" � 3 �" � 3 �" � 3 �" � 3 �" � 3 �" 3 �" ,3 �" D3 �" \3 �" u3 �" �3 �" �3 �
�% �� ��$ B !(! � ?" 8 �% 8 �3 �T
�% �� �% � �3 �T �3 � 3 � %3 ?3 � R3 � n3 � �3 �! �3 � �3 � �3 i �3 �3 � �3 �
3 � 3 93
X3 � j3 � ~3 � �3 � �3 � �3 � �3 � �3 � �3 � 3 � 23 � S3 � }3 � �3 �
�% �� ��$ B ܰ% � �3 �T
�% �� : � �3 �T �3 �T 3 �T 93 � W3 �
�% �� :
� ~3 �T �3 � �3 � �3 � �3 � �3 � 3 � 63 � R3 �
\! @� ]� i3 �T
E� � � \� �3 �T
E� � � \� �3 �T �3 , 3 . 23 0 W3 2 �3 4 �3 6 �3 8 �3 : 3 < L3 > u3 > �3 A �3 C 3 E ? 3 G q 3 I � 3 K � 3 M
3 O 5
3 Q f
3 S �
3 U �
3 W �
3 Y �
3 [ * 3 ] W 3 8 � 3 ` � 3 ` � 3 c � 3 e " 3 g J 3 i r 3 k � 3 m � 3 o � 3 q
3 � 8
3 � \
3 � |
3 � �
3 � �
3 � �
3 � 3 � +3 � S3 � w3 � �3 � �3 � �3 � -3 � Z3 � �3 � �3 � �3 �
3 � 63 � [3 � }3 � �3 � �3 � �3 � 3 � /3 � Q3 � u3 � �3 � �3 � �3 � 3 � %3 � L3 � e3 �
P �h" ��- � ֙ � ܙ J �� U
a' � �2' � �3 U
a' � �.' � �3 U
B� nz � �3 U
��) � �) � �3 U
6 '� o�) U
�r" ~� �:( � 3 U
� � � X�) � 63 U
� � X�) � S3 U l3 U �3 U �3 U �3 U �3 U �3 ( �3 V� 3 -� 3 V�
\! 7� �! R� �7 � c6 � , �� 43 'U
Z
! x� �) m� bX( � �0 � R� � �) o ��) D3 )U
8 �� �� gK B n3 +U
�A J� �5 -U �3 0 �3 �:
8 }` �� ' �� ޥ" W �3 1U
}` �� �� � ��"
� �" � �" 8 �3 3U �3 �
}` �� �� B �� B z� B � W 3 6U
}` �� 8�" I� ޥ" W /3 8U
B }` �� �� \� K3 :U
8 }` �� ��" `3 <U 3 <U �3 <U �3 6U �3 6U �3 � 3 � 93 � Y3 y y3 �3 6U �3 �3 � �3 � 3 � (3 � G3 �
}` �� ��" B FC n ]3 NU �3 � �3 �
}` �� �� � q� z� B �� B �3 RU �3 6U 3 6U 23 � \3 �
}` �� ��" B FC n z� B �� B �3 XU �3 6U �3 6U
}` �� ��" ��" B �3 \U
3 � +3 � J3 y i3 6U �3 6U
}` �� �� � q� z� B �� B �� B ��" �3 cU �3 6U 3 6U (3 � S3 � |3 � �3 6U �3 6U �3 6U �3 � 3 � 63 y
}` �� �� B p ��" c V3 pU v3 6U �3 � �3 6U �3 6U 3 � 3 � J 3 � r 3 � � 3 � � 3 � � 3 � � 3 � � 3 � � 3 � 3 � ! 3 � 8 3 � O 3 4 f 3 � w 3 � � 3 �
��# �� ��# �� � 3 �U
��# �� � 3 �U � 3
��# �� ��# �� � 3 �U 3 ) 3 A 3 �U Y 3 x 3 � 3 �) � 3 �. � 3 sA ��# %/ 6 �B � 3 �
db" �� �A �� � $ B
$ B e( 8 � 3 �U ��# l6
|v' � Z� � ޞ �� Z 8 � 3 �U
�� W �� r� � 3 �U � 3
�g R� 7a' �� : � 3 �U
� Z
! � �) m�
a' � 6 3 �U c 3 �U � 3 �. � 3 S&
� T� NK) � �K) [� ٧( � ݬ& � 3 �U
z �� � �� �� u� � 3 �U � 3 �U
�! �� � �
3 �U
� � �# W G^ � �$ � ��# �U ' 3 �U 6 3 �U F 3 �U
�g R� 1�& M� <�& �� �Z) S X 3 �U
8 : � Z
! x� �) m� � ( 4 �0 � R� � v 3 �U
8 Z
! x� �) m� � ( 4 �0 � R� � � 3 �U �n' k)
8 Z
! x� ̋- ؋- q� [� hJ) #�-
�- � 3 �U
8 Z
! x� ̋- ؋- q� [� hJ) \! m� � 3 �U � 3 �$ !3 �$
a' � � ! 8 0!3 �U I!3 l6 X!3 l6 g!3 l6 v!3 l6 �!3 l6 �!3 l6
db" �� G^ �� �$ � �i �U
�g R� ' � �!3 �U
: � C�) � j:! � �i
�!3 �U
�
a' � 4R 8 �!3 �U
� T� NK) � �!3 �U
�A 2� �K) & q� [� "3 �U
q� [� l� w� 6"3 �U
Z
! x� >�- ? ؋- K"3 �U `"3 � t"3 i �"3 I8 �"3 � �"3 � �"3 �"3 � �"3 � #3 � '#3 Q @#3 S V#3 e? m#3 e? �#3 � �#3 4 �#3 9 �#3 �#3 $3
'$3 � ;$3 i J$3 � X$3 � i$3 � z$3 � �$3 � �$3 �$3 � �$3 i �$3 Q
%3 S $%3 4 I%3 �8 i%3 e? �%3 e? �%3 4 �%3 4 �%3 " �%3 9
&3 I8 ,&3 � =&3 � N&3 _&3 � r&3 � �&3 � �&3 � �&3 � �&3 � �&3 Q '3 4 '3 S 3'3 4 T'3 �8 p'3 �8 �'3 e? �'3 e? �'3 � �'3 4 �'3 9 �'3 (3 :(3
Y(3 � m(3 i |(3 � �(3 � �(3 � �(3 � �(3 � �(3 � �(3 Q )3 S )3 �8 ?)3 �8 _)3 �8 {)3 e? �)3 e? �)3 4 �)3 4 �)3 " *3 9 *3 � 0*3 � A*3 � T*3 � m*3 � �*3 � �*3 Q �*3 4 �*3 S �*3 �8 +3 �8 +3 �8 4+3 e? K+3 e? b+3 � {+3 V �+3 4 �+3 9 �+3 �+3 ,3 i ,3 i *,3 � 8,3 � I,3 � Z,3 � k,3 �5
8 Ȯ! \� },3 FV �,3 �5
�! �� �,3 IV �,3 7? �,3 �5 -3 3P +-3 L J-3 �! j-3 � �-3 �-3 �E �-3 �K
y�$ P� �� � �-3 TV �-3 �K .3 �!
y�$ P� M�$ c 0.3 XV
y�$ P� �� � N.3 ZV
y�$ P� k.3 \V �.3 L �.3 L �.3 L �.3 L �.3 L /3 N 2/3
y�$ P� c�$ � ' B� �> C� Q/3 eV g/3 F /3 _ �/3 F �/3 �N �/3 � �/3 F �/3 �! 03 �! ,03 l
y�$ P� �� B @03 pV ^03 F }03 F
y�$ P� t 8 �03 tV �03 F �03 z
y�$ P� X�$ B� c�$ B 13 xV 13 0 ;13 V Q13 u13 �E �13 F �13 �13 � �13 4 �13 �8 23 I8 &23 � 723 � H23
}` �� Y Y23 �V l23 � �23 � �23 � �23 � �23 S �23 e? �23 e? 33 4 #33 B33 _33
}` �� ��# 8 ~33 �V �33 � �33 i �33 i �33 � �33 � �33 � 43 � 43 � .43 �8 E43 �8 \43 �8 o43 � �43 � �43 � �43 � �43 � �43 Q �43 S �43 e? 53 e? ,53 4 E53 4 \53 {53 �53
�53 i �53 i �53 i �53 � �53 � 63 �
�
S� g �? B 63 �V 763 S O63 �8
�
S� � B �?" m63 �V �63 �8 �63 4 �63
�63 Q �63 S 73 �8 173 �8 Q73 �8 m73 e? �73 e? �73 4 �73 � �73 4 �73 4 83 � .83 � B83 Q _83 S y83 �8 �83 �8 �83 �8 �83 e? �83 e? 93 4 (93 4 C93 � T93 � e93 a� �93
[�# �� zI �� �93 �V �93 ' �93 � �93 � �93 4 :3 4 :3 V ::3 Y:3
�
S� P�# 8 v:3 �V
[�# �� \! � �:3 �V
[�# �� �:3 �V �:3 �V �:3 �V �:3 � ;3 � ;3 � $;3 � ;;3 Q X;3 S r;3 �8 �;3 �8 �;3 �8 �;3 e? �;3 e? <3 4 !<3 � ><3 4 ]<3 4 x<3 9 �<3 � �<3 � �<3 Q �<3 S �<3 �8 =3 �8 6=3 �8 R=3 e? m=3 e? �=3 4 �=3 4 �=3 � �=3 � �=3 �=3 �V >3 ' #>3 � >>3 � N>3 m>3 �>3 �V �>3 �V
[�# �� �� 8 �>3 W �>3 i �>3 �V �>3 �V ?3 � ?3 � #?3 � 4?3 � K?3 e? f?3 e? �?3 4 �?3 � �?3 � �?3 e? �?3 e? �?3 4 @3 � )@3 � :@3 a� U@3 f@3 �V ~@3 ' �@3 � �@3 � �@3 4 �@3 4 �@3 A3 +A3 �V AA3 i VA3 �V eA3 W }A3 �V �A3 � �A3 � �A3 � �A3 � �A3 y �A3
� [� � \� g B3 8W $B3 e? ?B3 e? ZB3 4 uB3 � �B3 � �B3 e? �B3 e? �B3 4 �B3 � C3 � C3 $C3 �V <C3 ' TC3 � oC3 � C3 V �C3 �C3 �C3 �V �C3 �V D3 W D3 i -D3 �V ;D3 �V RD3 � cD3 � tD3 � �D3 � �D3 �: �D3 �: �D3 � �D3 � E3 �? E3 �8 ;E3 �8 ]E3 �8 {E3 � �E3 � �E3 �E3 �V �E3 ' �E3 � F3 �? &F3 ?F3 � `F3 � rF3 4 �F3 �F3 �F3 �V �F3 �V �F3 W G3 i +G3 �V ;G3 � NG3 � aG3 � tG3 e? �G3 e? �G3 4 �G3 � �G3 � H3 � H3 � 2H3 � EH3 XH3 �V rH3 ' �H3 � �H3 � �H3 �H3 �V �H3 �V I3 W I3 �V /I3 � BI3 � UI3 � hI3 e? �I3 e? �I3 4 �I3 � �I3 8W �I3 � J3 �
}` �� *�" J3 �W 8J3 � IJ3 � ZJ3 kJ3 �V �J3 ' �J3 � �J3 y �J3 � �J3 V K3 &K3 �V <K3 ]K3 �V lK3 W �K3 i �K3 �V
[�# �� �K3 �W �K3 � �K3 � �K3 � �K3 e? L3 e? /L3 4 NL3 � eL3 � ~L3 � �L3 � �L3 � �L3 � �L3 �L3 �V M3 ' M3 � 7M3 � IM3 jM3 �V �M3 �V �M3 W �M3 �V �M3 �W �M3 � �M3 � �M3 � N3 e? 0N3 e? QN3 4 rN3 � �N3 � �N3 � �N3 � �N3 �N3 �V �N3 � O3 � #O3 DO3 �V \O3 �V mO3 W �O3 �V �O3 �W �O3 � �O3 � �O3 � �O3 e?
P3 e? +P3 4 LP3 � eP3 ?O �P3 O �P3 � �P3 � �P3 � �P3 _H Q3 �N 2Q3 �N
�% �� �) G KQ3 �W `Q3 � �Q3 � �Q3 � �Q3 � �Q3 �
�% �� �) 8 R3 �W 6R3 �N [R3 � �R3 � �R3 pH �R3 �N �R3 �N
�% �� ' �� Ϫ / � � �R3 �W �R3 � %S3 � LS3 � fS3 O �S3 O �S3 � �S3 � �S3 � T3 � "T3 � BT3 �
�% �� �) 8 Kq B ^T3 �W yT3 cO �T3 eO �T3 eO �T3 � U3 � ,U3 jO NU3 jO pU3 mO �U3 � �U3 � �U3 O �U3 1O V3 tH @V3 vH fV3 |H
�% �� �| c �V3
X �V3 � �V3 � �V3 � �V3 �H W3 O 8W3 � TW3 �7 uW3 �O �W3 �O �W3 O �W3 � �W3 �O X3 � %X3 � ?X3 � QX3 � fX3 � |X3 �! �X3 � �X3 � �X3 i �X3 �X3 � �X3 � �X3 Y3
<Y3 � OY3 � dY3 � vY3 � �Y3 � �Y3 � �Y3 i �Y3 � �Y3 �
Z3 � Z3 XH FZ3 � \Z3 �O zZ3 � �Z3 (O �Z3 � �Z3 XH
�% �� ' ��
[3 7X &[3 O >[3 � a[3 � �[3 �
�% �� �H& B �H& A �H& A �[3 =X
�% �� �>& B CI& �� XI& � �[3 ?X
�% �� �>& B �H& A �H& �� I& A �[3 AX
�% �� ��$ B !I& A 1I& A \3 CX -\3 � M\3 � l\3 XH �\3 � �\3 O �\3 O �\3 � �\3 � ]3 � ']3 O
�% �� �I& �� 4 �� A]3 OX
�% �� �I& �� f]3 QX �]3 "O �]3 i �]3 XH �]3 �O �]3 � ^3 �O
�% �� �� �� (^3 YX =^3 �O T^3 /O r^3 1O
�% �� �H& �^3 ^X �^3 � �^3 �O �^3 �O _3 � &_3 � F_3 � b_3 6O {_3 � �_3 �
�% �� �' B �_3 iX �_3 � �_3 �O �_3 � `3 � .`3 � M`3 � g`3 � �`3 � �`3 � �`3 � �`3 � a3 � ;a3 �N Va3 �N oa3 � �a3 �N �a3 � �a3 pH �a3 �N b3 �N b3 O 8b3 �
�% �� �) 8 Kq Pb3 �X kb3 cO �b3 eO �b3 � �b3 � c3 �
B : [� &c3 �X Dc3 O ]c3 tH �c3 vH
�% �� Y L]& � �c3 �X
�% �� g]& � �c3 �X
�% �� ]]& � �c3 �X
d3 |H %d3
X Ed3 �
@ �% �� : ad3 �X
�% �� � � xd3 �X
�% �� ��$ \� $,% 8 �d3 �X �d3 �H �d3 O �d3 �O e3 O e3 � 5e3 � Oe3 � ae3 � we3 � �e3 �O �e3 � �e3 � f3 O f3 O .f3 O Df3 � Zf3 � vf3 � �f3 � �f3 O �f3 "O �f3 �O g3 � -g3 YX Bg3 ^X ^g3 �H �g3 � �g3 �
�% �� �+% [� ��$ 1� �g3 �X �g3 6O �g3 � h3 � h3 � %h3 �O Eh3 � bh3 � �h3 � �h3 � �h3 � �h3 � i3 � )i3 BO ?i3 � Ui3 � �i3 �N �i3 �N �i3 � �i3 �N j3 � ,j3 � Gj3 pH bj3 �N vj3 �N �j3 O �j3 � �j3 � �j3 �X �j3 cO k3 eO =k3 eO _k3 jO �k3 jO �k3 � �k3 �
B : �� �k3 �X l3 O
�% �� : A �% � %l3 �X Gl3 � [l3 � ul3 tH �l3 vH
�% �� ͂ � T�$ �� )� 8 �l3 �X �l3 �X
�% �� ��$ �� ��$ � �l3 �X m3 |H 4m3
X Tm3 � pm3 �X
�% �� Y � � �m3 �X
�% �� ͂ �� T�$ �� �m3 �X �m3 �
�% �� ��$ �� $,% 8 �m3 �X �m3 >S �m3 �H n3 O :n3 O Vn3 � in3 �O �n3 � �n3 � �n3 � �n3 � �n3 � �n3 �! o3 � $o3 � 6o3 i Io3 [o3 � lo3 � o3 �o3
�o3 � �o3 � �o3 � �o3 � p3 � p3 � 9p3 �> Zp3 i }p3 � �p3 � �p3 � �p3 � �p3 � �p3 �O q3 �
�% �� B� � � B Qq3 Y wq3 � �q3 � �q3 (O �q3 � �q3 � r3 O 1r3 O Gr3 � ]r3 � yr3 � �r3 � �r3 O �r3 "O �r3 i s3 � s3 � Ds3 �X fs3 XH
�% �� \! �� �s3 -Y �s3 �O �s3 � �s3 �O �s3 YX t3 �O t3 /O 7t3 ^X St3 � ut3 �O �t3 �H
�% �� V� B �t3 9Y �t3 � �t3 � �t3 � u3 �
�% �� �+% �� ��$ �� :u3 ?Y Xu3 6O qu3 �
�% �� � 8 �u3 CY �u3 � �u3 � �u3 �O �u3 � �u3 � v3 �
�% �� Kq B ?v3 KY [v3 KY
�% �� /k& B Ik& B wv3 NY �v3 � �v3 I �v3 � �v3 �
�% �� : y� �v3 TY w3 � ,w3 � Aw3 � Zw3 � |w3 � �w3 � �w3 � �w3 �
�% �� ͂ B �> |� �w3 ^Y
�% �� : y� "x3 `Y
�% �� : x� @x3 bY ]x3 bY x3 � �x3 � �x3 � �x3 � �x3 �
y3 � -y3 � Gy3 � ey3 � �y3 � �y3 �5 �y3 �*
�% I� ��& �w' x� ,y' �� �y3 qY �y3 �+ �y3 �, z3 �" z3 �) /z3 �" Cz3 ' Tz3 i bz3 �F wz3 i �z3 � �z3 I8 �z3 � �z3 � �z3 �z3 � {3 � {3
�� W \! � ={3 �Y d{3
�{3 � �{3 � �{3 � �{3 � �{3 T �{3 � �{3 � �{3 � |3 � |3 >S
B }` �� c�" 8 U�" \�" [ .|3 �Y D|3 � P|3 T b|3 y u|3 y �|3 � �|3 � �|3 � �|3 � �|3 G �|3 c �|3 y }3 G }3 i
}` �� ͂ A�" J�" *}3 �Y ;}3 G M}3 G _}3 � o}3 � {}3 � �}3 G �}3 i �}3 i �}3 i �}3 � ~3 � ~3 F& :~3 L/ U~3 �% q~3 �5 �~3 �%
8 =� �� �� 8� �~3 �Y �~3 �%
[~& �� g �� �~3 �Y 3 �% D3 �% l3 �% �3 �% �3 �% �3 &
�3 �% '�3 �% B�3 & z�3
& ��3 d Ȁ3 �5 �3 d �3 d
8 =� M� �% I� � |� �3 �Y
M� �% I� � |� ?�3 �Y ]�3 d& }�3 f& ��3 h& 3 j& ��3 l& /�3 ?& b�3 p& ��3 �5 ��3 t& �3 ?&
�3 ?& ;�3 x& i�3 x& ��3 -� ��3 V� Ń3 V�
X�& � -�) 3 �Y
X�& � pk &�, �3 �Y �3 � �3 � �3 � '�3 a� =�3 � H�3 4
�
S� g �? [�3 �Y o�3 S ��3 4 ��3 �8 ��3 �8 ʄ3 �8 ݄3 4 �3 e? �3 e? �3 �8 *�3 � >�3 9 R�3 4 d�3 " u�3 9 ��3 ��3
��3 � ȅ3 � ԅ3 �
� ^� � h� � �3 �Y
B c� �� 2� B � B ��3 �Y
c� �� �� 8 �3 �Y �3 v /�3 v G�3 � a�3 v
c� �� �) 8 u�3 Z
c� �� ��3 Z ��3 v ��3 Ԇ3 v
\�, � �% I� 2� B ��, u �O, v �O, w �3 Z
t�& I� ��3 Z �3 Z
��, �% I� 2� B ��, �
�O, �
�O, �
�3 Z
t�& I� �* B �* � F�* 8 %�3 Z E�3 '# c�3 !
8 N�* I� M E� r�3 Z ��3 �5 ��3 jB ��3 jB ڇ3 jB �3 \4
��, F
� ' B � v �A � �3 Z � jK
8 q� �� �g R� �Z) R 4R 8 '�3 Z
8
a' � � 0� A �6 B �7) Z
a' � f�* 8 W�* 8 T�3 "Z
a' � W�* 8 v�3 $Z
a' � f�* 8 W�* 8 �& V ��3 &Z
ޞ �� � B �! B ��3 (Z
uQ W o� ň3 *Z
uQ W o� ۈ3 ,Z
�! �� {�* B ��* 8 �3 .Z �3 Y� �3 t� 5�3 �� E�3 l� V�3 �: r�3 � ��3 � ��3 i lj3 a� �3 i ��3 � �3 � (�3 �
}` �� "n �� �� �� �� F�3 =Z
}` �� �7 U� `�3 ?Z q�3 � ��3 y ��3 � ��3 � ي3 � ��3 i �3 i
}` �� "n �� )�3 HZ F�3 b�3 [( ~�3 i ��3 � ��3 i ċ3 a� 3 i ��3 �
�3 � %�3 �
}` �� "n `� �� �� �� C�3 TZ ]�3 � x�3 y ��3 � ��3 �
}` ��
�" Ō3 ZZ ߌ3 i ��3 � �3 i 3�3 i
}` �� "n `� �� �� �� I�3 `Z q�3 ��3 [( ��3 i ��3 � ڍ3 � �3 i
�3 a� &�3 i >�3 � V�3 �
}` �� �7 >� n�3 lZ ��3 � ��3 � Ď3 � �3 i
}` �� �� )� ��3 rZ �3 [( 3�3 [( O�3 i g�3 3P ��3 � ��3 ŏ3 F �3 �E ��3 H
y�$ P� �> �� I$ |� ��$ � ��$ � �3 }Z @�3 �! b�3 Q ��3 L ��3 R ��3 F ِ3 _ �3 F �3 � *�3 F D�3 �! a�3 l y�3 F ��3 F ˑ3 z �3 V �3 /�3 �E P�3 �N �~ drm_magic_t drm_clip_rect drm_mode_subconnector DRM_MODE_SUBCONNECTOR_Automatic DRM_MODE_SUBCONNECTOR_Unknown DRM_MODE_SUBCONNECTOR_VGA DRM_MODE_SUBCONNECTOR_DVID DRM_MODE_SUBCONNECTOR_DVIA DRM_MODE_SUBCONNECTOR_Composite DRM_MODE_SUBCONNECTOR_SVIDEO DRM_MODE_SUBCONNECTOR_Component DRM_MODE_SUBCONNECTOR_SCART DRM_MODE_SUBCONNECTOR_DisplayPort DRM_MODE_SUBCONNECTOR_HDMIA DRM_MODE_SUBCONNECTOR_Native DRM_MODE_SUBCONNECTOR_Wireless drm_mode_fb_cmd2 fb_id pixel_format pitches modifier drm_mode_create_dumb pitch drm_event drm_event_vblank crtc_id drm_event_crtc_sequence drm_modeset_acquire_ctx stack_depot trylock_only drm_modeset_lock drm_mode_config_funcs fb_create get_format_info mode_valid atomic_check atomic_commit atomic_state_alloc atomic_state_clear atomic_state_free drm_framebuffer filp_head drm_device if_version dev_private render driver_features unplugged anon_inode unique struct_mutex master_mutex filelist_mutex filelist_internal clientlist_mutex clientlist vblank_disable_immediate vblank vblank_time_lock vbl_lock max_vblank_count vblank_event_list num_crtcs mode_config object_name_lock object_name_idr vma_offset_manager vram_mm switch_power_state fb_helper drm_file stereo_allowed universal_planes aspect_ratio_allowed writeback_connectors was_master is_master supports_virtualized_cursor_plane master_lookup_lock client_id object_idr syncobj_idr syncobj_table_lock driver_priv fbs fbs_lock pending_event_list event_space event_read_lock client_name client_name_lock drm_format_info num_planes block_w block_h hsub vsub has_alpha is_yuv is_color_indexed drm_mode_status MODE_OK MODE_HSYNC MODE_VSYNC MODE_H_ILLEGAL MODE_V_ILLEGAL MODE_BAD_WIDTH MODE_NOMODE MODE_NO_INTERLACE MODE_NO_DBLESCAN MODE_NO_VSCAN MODE_MEM MODE_VIRTUAL_X MODE_VIRTUAL_Y MODE_MEM_VIRT MODE_NOCLOCK MODE_CLOCK_HIGH MODE_CLOCK_LOW MODE_CLOCK_RANGE MODE_BAD_HVALUE MODE_BAD_VVALUE MODE_BAD_VSCAN MODE_HSYNC_NARROW MODE_HSYNC_WIDE MODE_HBLANK_NARROW MODE_HBLANK_WIDE MODE_VSYNC_NARROW MODE_VSYNC_WIDE MODE_VBLANK_NARROW MODE_VBLANK_WIDE MODE_PANEL MODE_INTERLACE_WIDTH MODE_ONE_WIDTH MODE_ONE_HEIGHT MODE_ONE_SIZE MODE_NO_REDUCED MODE_NO_STEREO MODE_NO_420 MODE_STALE MODE_BAD MODE_ERROR drm_display_mode hdisplay hsync_start hsync_end hskew vdisplay vsync_start vsync_end vscan crtc_clock crtc_hdisplay crtc_hblank_start crtc_hblank_end crtc_hsync_start crtc_hsync_end crtc_htotal crtc_hskew crtc_vdisplay crtc_vblank_start crtc_vblank_end crtc_vsync_start crtc_vsync_end crtc_vtotal width_mm height_mm expose_to_userspace picture_aspect_ratio drm_atomic_state allow_modeset legacy_cursor_update async_update duplicated planes crtcs num_connector connectors num_private_objs private_objs acquire_ctx fake_commit commit_work drm_mode_config connection_mutex idr_mutex tile_idr fb_lock num_fb fb_list connector_list_lock connector_ida connector_list connector_free_list connector_free_work num_encoder encoder_list num_total_plane plane_list panic_lock crtc_list property_list privobj_list max_width max_height poll_enabled poll_running delayed_event output_poll_work blob_lock property_blob_list edid_property dpms_property path_property tile_property link_status_property plane_type_property prop_src_x prop_src_y prop_src_w prop_src_h prop_crtc_x prop_crtc_y prop_crtc_w prop_crtc_h prop_fb_id prop_in_fence_fd prop_out_fence_ptr prop_crtc_id prop_fb_damage_clips prop_active prop_mode_id prop_vrr_enabled dvi_i_subconnector_property dvi_i_select_subconnector_property dp_subconnector_property tv_subconnector_property tv_select_subconnector_property legacy_tv_mode_property tv_mode_property tv_left_margin_property tv_right_margin_property tv_top_margin_property tv_bottom_margin_property tv_brightness_property tv_contrast_property tv_flicker_reduction_property tv_overscan_property tv_saturation_property tv_hue_property scaling_mode_property aspect_ratio_property content_type_property degamma_lut_property degamma_lut_size_property ctm_property gamma_lut_property gamma_lut_size_property suggested_x_property suggested_y_property non_desktop_property panel_orientation_property writeback_fb_id_property writeback_pixel_formats_property writeback_out_fence_ptr_property hdr_output_metadata_property content_protection_property hdcp_content_type_property preferred_depth prefer_shadow quirk_addfb_prefer_xbgr_30bpp quirk_addfb_prefer_host_byte_order async_page_flip fb_modifiers_not_supported normalize_zpos modifiers_property size_hints_property cursor_width cursor_height suspend_state helper_private drm_property enum_list drm_mode_config_helper_funcs DRM_SWITCH_POWER_ON DRM_SWITCH_POWER_OFF DRM_SWITCH_POWER_CHANGING DRM_SWITCH_POWER_DYNAMIC_OFF final_kfree drm_driver postclose unload master_set master_drop gem_create_object prime_handle_to_fd prime_fd_to_handle gem_prime_import gem_prime_import_sg_table dumb_create dumb_map_offset fbdev_probe num_ioctls drm_minor kdev debugfs_symlink drm_master drm_vblank_crtc disable_timer inmodeset framedur_ns linedur_ns hwmode work_wait_queue drm_vma_offset_manager vm_addr_space_mm drm_vram_mm drm_fb_helper drm_driver_feature DRIVER_GEM DRIVER_MODESET DRIVER_RENDER DRIVER_ATOMIC DRIVER_SYNCOBJ DRIVER_SYNCOBJ_TIMELINE DRIVER_COMPUTE_ACCEL DRIVER_GEM_GPUVA DRIVER_CURSOR_HOTSPOT DRIVER_USE_AGP DRIVER_LEGACY DRIVER_PCI_DMA DRIVER_SG DRIVER_HAVE_DMA DRIVER_HAVE_IRQ drm_gem_object handle_count vma_node import_attach _resv gpuva drm_fb_helper_surface_size drm_printer printfn puts category drm_ioctl_desc drm_debug_category DRM_UT_CORE DRM_UT_DRIVER DRM_UT_KMS DRM_UT_PRIME DRM_UT_ATOMIC DRM_UT_VBL DRM_UT_STATE DRM_UT_LEASE DRM_UT_DP DRM_UT_DRMRES series drm_mm_node hole_stack rb_hole_size rb_hole_addr hole_size subtree_max_hole drm_mm color_adjust head_node holes_size holes_addr scan_active drm_vma_offset_node vm_node vm_files drm_gem_object_status DRM_GEM_OBJECT_RESIDENT DRM_GEM_OBJECT_PURGEABLE DRM_GEM_OBJECT_ACTIVE drm_gem_object_funcs print_info get_sg_table drm_gem_lru hdr_static_metadata min_cll hdmi_type1 hdr_sink_metadata drm_mode_object free_cb drm_object_properties drm_property_blob head_global head_file drm_connector_force DRM_FORCE_UNSPECIFIED DRM_FORCE_OFF DRM_FORCE_ON DRM_FORCE_ON_DIGITAL drm_connector_status connector_status_connected connector_status_disconnected connector_status_unknown drm_connector_registration_state DRM_CONNECTOR_INITIALIZING DRM_CONNECTOR_REGISTERED DRM_CONNECTOR_UNREGISTERED subpixel_order SubPixelUnknown SubPixelHorizontalRGB SubPixelHorizontalBGR SubPixelVerticalRGB SubPixelVerticalBGR SubPixelNone drm_connector_tv_mode DRM_MODE_TV_MODE_NTSC DRM_MODE_TV_MODE_NTSC_443 DRM_MODE_TV_MODE_NTSC_J DRM_MODE_TV_MODE_PAL DRM_MODE_TV_MODE_PAL_M DRM_MODE_TV_MODE_PAL_N DRM_MODE_TV_MODE_SECAM DRM_MODE_TV_MODE_MONOCHROME DRM_MODE_TV_MODE_MAX drm_scrambling low_rates drm_scdc read_request scrambling drm_hdmi_dsc_cap v_1p2 all_bpp bpc_supported max_slices clk_per_slice max_lanes max_frl_rate_per_lane total_chunk_kbytes drm_hdmi_info scdc y420_vdb_modes y420_cmdb_modes y420_dc_modes dsc_cap drm_link_status DRM_LINK_STATUS_GOOD DRM_LINK_STATUS_BAD drm_hdmi_broadcast_rgb DRM_HDMI_BROADCAST_RGB_AUTO DRM_HDMI_BROADCAST_RGB_FULL DRM_HDMI_BROADCAST_RGB_LIMITED drm_monitor_range_info min_vfreq max_vfreq drm_luminance_range_info min_luminance max_luminance drm_privacy_screen_status PRIVACY_SCREEN_DISABLED PRIVACY_SCREEN_ENABLED PRIVACY_SCREEN_DISABLED_LOCKED PRIVACY_SCREEN_ENABLED_LOCKED drm_colorspace DRM_MODE_COLORIMETRY_DEFAULT DRM_MODE_COLORIMETRY_NO_DATA DRM_MODE_COLORIMETRY_SMPTE_170M_YCC DRM_MODE_COLORIMETRY_BT709_YCC DRM_MODE_COLORIMETRY_XVYCC_601 DRM_MODE_COLORIMETRY_XVYCC_709 DRM_MODE_COLORIMETRY_SYCC_601 DRM_MODE_COLORIMETRY_OPYCC_601 DRM_MODE_COLORIMETRY_OPRGB DRM_MODE_COLORIMETRY_BT2020_CYCC DRM_MODE_COLORIMETRY_BT2020_RGB DRM_MODE_COLORIMETRY_BT2020_YCC DRM_MODE_COLORIMETRY_DCI_P3_RGB_D65 DRM_MODE_COLORIMETRY_DCI_P3_RGB_THEATER DRM_MODE_COLORIMETRY_RGB_WIDE_FIXED DRM_MODE_COLORIMETRY_RGB_WIDE_FLOAT DRM_MODE_COLORIMETRY_BT601_YCC DRM_MODE_COLORIMETRY_COUNT drm_display_info bpc panel_orientation color_formats bus_formats num_bus_formats max_tmds_clock dvi_dual is_hdmi has_audio has_hdmi_infoframe rgb_quant_range_selectable edid_hdmi_rgb444_dc_modes edid_hdmi_ycbcr444_dc_modes cea_rev non_desktop monitor_range luminance_range mso_stream_count mso_pixel_overlap max_dsc_bpp vics vics_len source_physical_address drm_connector_tv_margins drm_tv_connector_state select_subconnector subconnector legacy_mode contrast flicker_reduction overscan saturation hue drm_connector_hdmi_infoframe hdr_drm drm_connector_hdmi_state broadcast_rgb infoframes is_limited_range output_bpc output_format tmds_char_rate drm_connector_state crtc best_encoder link_status self_refresh_aware hdcp_content_type scaling_mode content_protection writeback_job max_requested_bpc max_bpc privacy_screen_sw_state hdr_output_metadata drm_connector global_connector_list_entry connector_type connector_type_id interlace_allowed doublescan_allowed ycbcr_420_allowed registration_state probed_modes display_info edid_blob_ptr vrr_capable_property colorspace_property path_blob_ptr max_bpc_property privacy_screen privacy_screen_notifier privacy_screen_sw_state_property privacy_screen_hw_state_property broadcast_rgb_property polled cmdline_mode edid_override edid_override_mutex epoch_counter possible_encoders encoder eld eld_mutex latency_present video_latency audio_latency ddc null_edid_counter bad_edid_counter edid_corrupt real_edid_checksum debugfs_entry tile_blob_ptr has_tile tile_group tile_is_single_monitor num_h_tile num_v_tile tile_h_loc tile_v_loc tile_h_size tile_v_size free_node hdmi_audio drm_crtc gamma_size gamma_store scaling_filter_property commit_list commit_lock fence_context fence_lock fence_seqno timeline_name self_refresh_data drm_encoder encoder_type possible_crtcs possible_clones bridge_chain drm_crtc_commit flip_done hw_done commit_entry abort_completion drm_writeback_job cleanup_work list_entry fb out_fence drm_connector_hdmi_audio_funcs mute_stream hdmi_codec_daifmt hdmi_codec_params drm_connector_hdmi_funcs tmds_char_rate_valid clear_infoframe write_infoframe read_edid drm_edid drm_connector_funcs fill_modes late_register early_unregister atomic_duplicate_state atomic_destroy_state atomic_set_property atomic_get_property atomic_print_state oob_hotplug_event drm_cmdline_mode refresh_specified bpp_specified pixel_clock rotation_reflection tv_margins tv_mode tv_mode_specified drm_connector_hdmi_audio codec_pdev plugged_cb plugged_cb_dev dai_port drm_connector_hdmi supported_formats drm_privacy_screen drm_connector_helper_funcs drm_tile_group drm_connector_list_iter drm_prime_file_private dmabufs drm_pending_event completion_release pending_link drm_memory_stats purgeable vbl drm_pending_vblank_event drm_vblank_crtc_config offdelay_ms disable_immediate spsc_node spsc_queue job_count drm_sched_priority DRM_SCHED_PRIORITY_KERNEL DRM_SCHED_PRIORITY_HIGH DRM_SCHED_PRIORITY_NORMAL DRM_SCHED_PRIORITY_LOW DRM_SCHED_PRIORITY_COUNT drm_sched_entity sched_list num_sched_list job_queue fence_seq guilty last_scheduled last_user entity_idle oldest_job_waiting rb_tree_node drm_sched_rq current_entity entities rb_tree_root drm_gpu_scheduler credit_limit credit_count num_rqs sched_rq job_scheduled job_id_count submit_wq timeout_wq work_run_job work_free_job work_tdr job_list_lock hang_limit _score free_guilty pause_submit own_submit_wq drm_sched_fence finish_cb drm_sched_job submit_ts s_fence s_priority last_dependency karma dependencies drm_gpu_sched_stat DRM_GPU_SCHED_STAT_NONE DRM_GPU_SCHED_STAT_NOMINAL DRM_GPU_SCHED_STAT_ENODEV drm_sched_backend_ops prepare_job run_job timedout_job free_job drm_suballoc_manager hole olist flist drm_suballoc soffset eoffset amdgpu_ring_priority_level AMDGPU_RING_PRIO_0 AMDGPU_RING_PRIO_1 AMDGPU_RING_PRIO_DEFAULT AMDGPU_RING_PRIO_2 AMDGPU_RING_PRIO_MAX amdgpu_ring_type AMDGPU_RING_TYPE_GFX AMDGPU_RING_TYPE_COMPUTE AMDGPU_RING_TYPE_SDMA AMDGPU_RING_TYPE_UVD AMDGPU_RING_TYPE_VCE AMDGPU_RING_TYPE_UVD_ENC AMDGPU_RING_TYPE_VCN_DEC AMDGPU_RING_TYPE_VCN_ENC AMDGPU_RING_TYPE_VCN_JPEG AMDGPU_RING_TYPE_VPE AMDGPU_RING_TYPE_KIQ AMDGPU_RING_TYPE_MES AMDGPU_RING_TYPE_UMSCH_MM AMDGPU_RING_TYPE_CPER amdgpu_ib_pool_type AMDGPU_IB_POOL_DELAYED AMDGPU_IB_POOL_IMMEDIATE AMDGPU_IB_POOL_DIRECT AMDGPU_IB_POOL_MAX amdgpu_ib sa_bo length_dw gpu_addr amdgpu_sched num_scheds amdgpu_fence_driver irq_src irq_type fallback_timer num_fences_mask amdgpu_irq_src num_types enabled_types amdgpu_fence start_timestamp amdgpu_ring fence_drv ring_obj rptr_offs rptr_gpu_addr rptr_cpu_addr wptr wptr_old max_dw count_dw ptr_mask buf_mask xcc_id xcp_id mqd_obj mqd_gpu_addr mqd_ptr mqd_size eop_gpu_addr doorbell_index use_doorbell use_pollmem wptr_offs wptr_gpu_addr wptr_cpu_addr fence_offs fence_gpu_addr fence_cpu_addr current_ctx trail_seq trail_fence_offs trail_fence_gpu_addr trail_fence_cpu_addr cond_exe_offs cond_exe_gpu_addr cond_exe_cpu_addr set_q_mode_offs set_q_mode_ptr set_q_mode_token vm_hub vm_inv_eng vmid_wait has_compute_vm_bug no_scheduler hw_prio num_hw_submission sched_score is_mes_queue hw_queue_id mes_ctx is_sw_ring entry_index cached_rptr amdgpu_ring_funcs support_64bit_ptrs no_user_fence secure_submission_supported extra_dw get_rptr get_wptr set_wptr parse_cs patch_cs_in_place emit_frame_size emit_ib_size emit_ib emit_fence emit_pipeline_sync emit_vm_flush emit_hdp_flush emit_gds_switch test_ring test_ib insert_nop insert_start insert_end pad_ib init_cond_exec begin_use end_use emit_switch_buffer emit_cntxcntl emit_gfx_shadow emit_rreg emit_wreg emit_reg_wait emit_reg_write_reg_wait emit_frame_cntl soft_recovery preempt_ib emit_mem_sync emit_wave_limit patch_cntl patch_ce patch_de emit_cleaner_shader is_guilty amdgpu_cs_parser amdgpu_job explicit_sync hw_fence gang_submit preamble_status preemption_status vm_needs_flush gds_switch_needed spm_update_needed vm_pd_addr vmid gds_base gds_size gws_base gws_size oa_base oa_size uf_addr uf_sequence shadow_va csa_va gds_va init_shadow job_run_counter enforce_isolation num_ibs ibs amdgpu_device acp hive xcp_mgr asic_type rev_id external_rev_id apu_flags asic_funcs need_swiotlb accel_working acpi_nb i2c_bus debugfs_vbios_blob debugfs_discovery_blob srbm_mutex grbm_idx_mutex vga_pm_domain have_disp_power_ref have_atomics_support is_atom_fw bios bios_size bios_scratch_reg_offset bios_scratch rmmio_base rmmio_size rmmio mmio_idx_lock rmmio_remap smc_idx_lock smc_rreg smc_wreg pcie_idx_lock pcie_rreg pcie_wreg pciep_rreg pciep_wreg pcie_rreg_ext pcie_wreg_ext pcie_rreg64 pcie_wreg64 pcie_rreg64_ext pcie_wreg64_ext uvd_ctx_idx_lock uvd_ctx_rreg uvd_ctx_wreg didt_idx_lock didt_rreg didt_wreg gc_cac_idx_lock gc_cac_rreg gc_cac_wreg se_cac_idx_lock se_cac_rreg se_cac_wreg audio_endpt_idx_lock audio_endpt_rreg audio_endpt_wreg gmc gart dummy_page_addr vm_manager vmhub vmhubs_mask mman mem_scratch num_bytes_moved num_evictions num_vram_cpu_page_faults gpu_reset_counter vram_lost_counter enable_virtual_display amdgpu_vkms_output mode_info hotplug_work crtc_irq vline0_irq vupdate_irq pageflip_irq hpd_irq dmub_trace_irq dmub_outbox_irq num_rings ib_pool_ready ib_pools gpu_sched powerplay cg_flags pg_flags nbio smuio mmhub gfxhub gfx sdma lsdma uvd vce vcn jpeg vpe umsch_mm enable_umsch_mm gds seq64 kfd umc enable_mes enable_mes_kiq enable_uni_mes mes mqds mca aca cper ip_blocks harvest_ip_mask num_ip_blocks mn_lock mn_hash vram_pin_size visible_pin_size gart_pin_size ip_map delayed_init_work has_hw_reset reset_magic in_suspend in_s3 in_s4 in_s0ix last_suspend_state mp1_state notifier_lock asic_reset_res xgmi_reset_work reset_list gfx_timeout sdma_timeout video_timeout compute_timeout psp_timeout df_perfmon_config_assign_mask in_runpm has_pr3 ucode_sysfs_en fru_info throttling_logging_enabled throttling_logging_rs ras_hw_enabled ras_enabled ras_default_ecc_enabled no_hw_access pci_state pci_channel_state barrier_has_auto_waitcnt reset_cntl ip_versions ram_is_direct_mapped ras_list ip_top reset_domain benchmark_mutex scpm_enabled scpm_status dc_enabled aid_mask debug_vm debug_largebar debug_disable_soft_recovery debug_use_vram_fw_buf debug_enable_ras_aca debug_exp_resets debug_disable_gpu_ring_reset enforce_isolation_mutex isolation init_lvl apu_prefer_gtt amdgpu_bo preferred_domains allowed_domains placements placement tbo kmap vm_bo kfd_bo amdgpu_mes_ctx_data meta_data_obj meta_data_gpu_addr meta_data_mc_addr meta_data_va meta_data_ptr gang_ids amdgpu_ctx_entity hw_ip amdgpu_ctx reset_counter reset_counter_query preamble_presented init_priority override_priority ras_counter_ce ras_counter_ue stable_pstate ctx_mgr amdgpu_ctx_mgr ctx_handles time_spend ttm_caching ttm_uncached ttm_write_combined ttm_cached ttm_lru_item_type TTM_LRU_RESOURCE TTM_LRU_HITCH ttm_lru_item ttm_resource_manager_func intersects ttm_resource_manager use_type use_tt ttm_buffer_object page_alignment ttm bulk_move delayed_delete ttm_place fpfn lpfn ttm_resource ttm_device sysman man_drv vma_manager unevictable dev_mapping ttm_bus_placement ttm_lru_bulk_move_pos ttm_lru_bulk_move cursor_list ttm_pool_type shrinker_list ttm_pool use_dma_alloc use_dma32 orders ttm_device_funcs ttm_tt_create ttm_tt_populate ttm_tt_unpopulate ttm_tt_destroy eviction_valuable evict_flags delete_mem_notify swap_notify io_mem_reserve io_mem_free io_mem_pfn access_memory release_notify ttm_tt ttm_operation_ctx no_wait_gpu gfp_retry_mayfail allow_res_evict bytes_moved ttm_placement num_placement ttm_bo_type ttm_bo_type_device ttm_bo_type_kernel ttm_bo_type_sg ttm_bo_map_iomap ttm_bo_map_vmap ttm_bo_map_kmap ttm_bo_map_premapped ttm_bo_kmap_obj virtual bo_kmap_type drm_ioctl_t drm_ioctl_flags DRM_AUTH DRM_MASTER DRM_ROOT_ONLY DRM_RENDER_ALLOW amdgpu_ih_regs ih_rb_base ih_rb_base_hi ih_rb_cntl ih_rb_wptr ih_rb_rptr ih_doorbell_rptr ih_rb_wptr_addr_lo ih_rb_wptr_addr_hi psp_reg_id amdgpu_ih_ring use_bus_addr wptr_addr wptr_cpu rptr_addr rptr_cpu rptr ih_regs wait_process processed_timestamp amdgpu_ih_funcs decode_iv decode_iv_ts set_rptr amdgpu_iv_entry ring_id vmid_src timestamp_src iv_entry amdgpu_interrupt_state AMDGPU_IRQ_STATE_DISABLE AMDGPU_IRQ_STATE_ENABLE amdgpu_irq_src_funcs amdgpu_irq_client amdgpu_irq ih1 ih2 ih_soft ih_funcs ih1_work ih2_work ih_soft_work self_irq srbm_soft_reset retry_cam_doorbell_index retry_cam_enabled section_id SECT_NONE SECT_CONTEXT SECT_CLEAR SECT_CTRLCONST cs_extent_def reg_count cs_section_def amdgpu_rlc_funcs is_rlc_enabled set_safe_mode unset_safe_mode get_csb_size get_csb_buffer get_cp_table_num update_spm_vmid is_rlcg_access_range amdgpu_rlcg_reg_access_ctrl scratch_reg0 scratch_reg1 scratch_reg2 scratch_reg3 grbm_cntl grbm_idx spare_int amdgpu_rlc save_restore_obj save_restore_gpu_addr sr_ptr reg_list reg_list_size clear_state_obj clear_state_gpu_addr cs_ptr cs_data clear_state_size cp_table_obj cp_table_gpu_addr cp_table_ptr cp_table_size in_safe_mode save_and_restore_offset clear_state_descriptor_offset avail_scratch_ram_locations reg_restore_list_size reg_list_format_start reg_list_format_separate_start starting_offsets_start reg_list_format_size_bytes reg_list_size_bytes reg_list_format_direct_reg_list_length save_restore_list_cntl_size_bytes save_restore_list_gpm_size_bytes save_restore_list_srm_size_bytes rlc_iram_ucode_size_bytes rlc_dram_ucode_size_bytes rlcp_ucode_size_bytes rlcv_ucode_size_bytes global_tap_delays_ucode_size_bytes se0_tap_delays_ucode_size_bytes se1_tap_delays_ucode_size_bytes se2_tap_delays_ucode_size_bytes se3_tap_delays_ucode_size_bytes register_list_format register_restore save_restore_list_cntl save_restore_list_gpm save_restore_list_srm rlc_iram_ucode rlc_dram_ucode rlcp_ucode rlcv_ucode global_tap_delays_ucode se0_tap_delays_ucode se1_tap_delays_ucode se2_tap_delays_ucode se3_tap_delays_ucode is_rlc_v2_1 rlc_autoload_bo rlc_autoload_gpu_addr rlc_autoload_ptr rlc_toc_bo rlc_toc_gpu_addr rlc_toc_buf rlcg_reg_access_supported reg_access_ctrl imu_work_mode DEBUG_MODE MISSION_MODE amdgpu_imu_funcs init_microcode load_microcode setup_imu start_imu program_rlc_ram wait_for_reset_status amdgpu_imu nbio_hdp_flush_reg ref_and_mask_cp0 ref_and_mask_cp1 ref_and_mask_cp2 ref_and_mask_cp3 ref_and_mask_cp4 ref_and_mask_cp5 ref_and_mask_cp6 ref_and_mask_cp7 ref_and_mask_cp8 ref_and_mask_cp9 ref_and_mask_sdma0 ref_and_mask_sdma1 ref_and_mask_sdma2 ref_and_mask_sdma3 ref_and_mask_sdma4 ref_and_mask_sdma5 ref_and_mask_sdma6 ref_and_mask_sdma7 amdgpu_nbio_funcs hdp_flush_reg get_hdp_flush_req_offset get_hdp_flush_done_offset get_pcie_index_offset get_pcie_data_offset get_pcie_index_hi_offset get_pcie_port_index_offset get_pcie_port_data_offset get_rev_id mc_access_enable get_memsize sdma_doorbell_range vpe_doorbell_range vcn_doorbell_range gc_doorbell_init enable_doorbell_aperture enable_doorbell_selfring_aperture ih_doorbell_range enable_doorbell_interrupt update_medium_grain_clock_gating update_medium_grain_light_sleep get_clockgating_state ih_control init_registers remap_hdp_registers enable_aspm program_aspm apply_lc_spc_mode_wa apply_l1_link_width_reconfig_wa clear_doorbell_interrupt get_rom_offset get_compute_partition_mode get_memory_partition_mode is_nps_switch_requested get_pcie_replay_count set_reg_remap amdgpu_nbio_ras ras_block handle_ras_controller_intr_no_bifring handle_ras_err_event_athub_intr_no_bifring init_ras_controller_interrupt init_ras_err_event_athub_interrupt amdgpu_reg_state AMDGPU_REG_STATE_TYPE_INVALID AMDGPU_REG_STATE_TYPE_XGMI AMDGPU_REG_STATE_TYPE_WAFL AMDGPU_REG_STATE_TYPE_PCIE AMDGPU_REG_STATE_TYPE_USR AMDGPU_REG_STATE_TYPE_USR_1 amdgpu_ip_block_version ta_ras_address_type TA_RAS_MCA_TO_PA TA_RAS_PA_TO_MCA ta_ras_mca_addr err_addr ch_inst umc_inst node_inst socket_id ta_ras_phy_addr channel_idx ta_ras_query_address_input ta_ras_output_flags ras_init_success_flag err_inject_switch_disable_flag reg_access_failure_flag ta_ras_query_address_output amdgpu_ras_eeprom_err_type AMDGPU_RAS_EEPROM_ERR_NA AMDGPU_RAS_EEPROM_ERR_RECOVERABLE AMDGPU_RAS_EEPROM_ERR_NON_RECOVERABLE AMDGPU_RAS_EEPROM_ERR_COUNT amdgpu_ras_eeprom_table_header first_rec_offset amdgpu_ras_eeprom_table_ras_info rma_status health_percent ecc_page_threshold amdgpu_ras_eeprom_control tbl_hdr tbl_rai ras_header_offset ras_info_offset ras_record_offset ras_num_recs ras_num_bad_pages ras_num_mca_recs ras_num_pa_recs ras_fri ras_max_record_count ras_tbl_mutex bad_channel_bitmap cu eeprom_table_record retired_page mem_channel mcumc_id amdgpu_pkg_type AMDGPU_PKG_TYPE_APU AMDGPU_PKG_TYPE_CEM AMDGPU_PKG_TYPE_OAM AMDGPU_PKG_TYPE_UNKNOWN amdgpu_smuio_funcs get_rom_index_offset get_rom_data_offset update_rom_clock_gating get_clock_gating_state get_die_id get_socket_id get_pkg_type is_host_gpu_xgmi_supported get_gpu_clock_counter amdgpu_smuio aca_hwip_type ACA_HWIP_TYPE_UNKNOW ACA_HWIP_TYPE_PSP ACA_HWIP_TYPE_UMC ACA_HWIP_TYPE_SMU ACA_HWIP_TYPE_PCS_XGMI ACA_HWIP_TYPE_COUNT aca_error_type ACA_ERROR_TYPE_INVALID ACA_ERROR_TYPE_UE ACA_ERROR_TYPE_CE ACA_ERROR_TYPE_DEFERRED ACA_ERROR_TYPE_COUNT aca_smu_type ACA_SMU_TYPE_INVALID ACA_SMU_TYPE_UE ACA_SMU_TYPE_CE ACA_SMU_TYPE_COUNT aca_bank aca_err_type smu_err_type aca_error nr_errors aca_handle_manager aca_error_cache aca_handle hwip error_cache bank_ops aca_attr aca_bank_ops aca_bank_parser aca_bank_is_valid aca_smu_funcs max_ue_bank_count max_ce_bank_count set_debug_mode get_valid_aca_count get_valid_aca_bank parse_error_code amdgpu_aca smu_funcs ue_update_flag amdgpu_ras_block AMDGPU_RAS_BLOCK__UMC AMDGPU_RAS_BLOCK__SDMA AMDGPU_RAS_BLOCK__GFX AMDGPU_RAS_BLOCK__MMHUB AMDGPU_RAS_BLOCK__ATHUB AMDGPU_RAS_BLOCK__PCIE_BIF AMDGPU_RAS_BLOCK__HDP AMDGPU_RAS_BLOCK__XGMI_WAFL AMDGPU_RAS_BLOCK__DF AMDGPU_RAS_BLOCK__SMN AMDGPU_RAS_BLOCK__SEM AMDGPU_RAS_BLOCK__MP0 AMDGPU_RAS_BLOCK__MP1 AMDGPU_RAS_BLOCK__FUSE AMDGPU_RAS_BLOCK__MCA AMDGPU_RAS_BLOCK__VCN AMDGPU_RAS_BLOCK__JPEG AMDGPU_RAS_BLOCK__IH AMDGPU_RAS_BLOCK__MPIO AMDGPU_RAS_BLOCK__MMSCH AMDGPU_RAS_BLOCK__LAST AMDGPU_RAS_BLOCK__ANY amdgpu_ras_error_type AMDGPU_RAS_ERROR__NONE AMDGPU_RAS_ERROR__PARITY AMDGPU_RAS_ERROR__SINGLE_CORRECTABLE AMDGPU_RAS_ERROR__MULTI_UNCORRECTABLE AMDGPU_RAS_ERROR__POISON ras_common_if sub_block_index ecc_info_per_ch ce_count_lo_chip ce_count_hi_chip mca_umc_status mca_umc_addr mca_ceumc_addr umc_ecc_info ecc record_ce_addr_supported ras_event_state last_seqno ras_event_manager pasid_notify ras_poison_msg pasid_fn ras_ecc_log_info de_page_tree de_queried_count prev_de_queried_count amdgpu_ras schema features_attr version_attr schema_attr event_state_attr badpages_attr de_ras_eeprom_table recovery_work in_recovery eh_data recovery_lock eeprom_control error_query_ready bad_page_cnt_threshold disable_ras_err_cnt_harvest poison_supported ras_counte_delay_work ras_ue_count ras_ce_count umc_ecc update_channel_flag is_aca_debug_mode is_rma gpu_reset_flags page_retirement_thread page_retirement_wq page_retirement_lock page_retirement_req_cnt poison_creation_count page_rsv_lock poison_fifo umc_ecc_log page_retirement_dwork ras_err_state __event_mgr event_mgr reserved_pages_in_bytes ras_manager attr_inuse ih_data err_data ras_err_handler_data space_left ras_fs_data ras_err_data de_count err_addr_cnt err_addr_len err_list_count err_node_list ras_ih_cb ras_ih_data ih_work element_size aligned_element_size amdgpu_ras_block_object ras_comm ras_block_match ras_late_init ras_fini ras_cb hw_ops amdgpu_ras_block_hw_ops ras_error_inject query_ras_error_count query_ras_error_status query_ras_error_address reset_ras_error_count reset_ras_error_status query_poison_status handle_poison_consumption amdgpu_mux_entry start_ptr_in_hw_ring end_ptr_in_hw_ring sw_cptr sw_rptr sw_wptr amdgpu_ring_mux real_ring ring_entry num_ring_entries ring_entry_size s_resubmit seqno_to_resubmit wptr_resubmit resubmit_timer pending_trailing_fence_signaled AMDGPU_XCP_IP_BLOCK AMDGPU_XCP_GFXHUB AMDGPU_XCP_GFX AMDGPU_XCP_SDMA AMDGPU_XCP_VCN AMDGPU_XCP_MAX_BLOCKS amdgpu_xcp_res_id AMDGPU_XCP_RES_XCC AMDGPU_XCP_RES_DMA AMDGPU_XCP_RES_DEC AMDGPU_XCP_RES_JPEG AMDGPU_XCP_RES_MAX amdgpu_xcp_res_details num_inst num_shared amdgpu_xcp_cfg xcp_res compatible_nps_modes amdgpu_xcp_mgr xcp_lock xcp num_xcps num_xcp_per_mem_partition xcp_cfg supp_xcp_modes avail_xcp_modes amdgpu_xcp_ip_funcs prepare_resume amdgpu_xcp_ip ip_funcs inst_mask amdgpu_xcp amdgpu_xcp_mgr_funcs switch_partition_mode query_partition_mode get_ip_details get_xcp_mem_id get_xcp_res_info select_scheds update_partition_sched_list amdgpu_fpriv prt_va seq64_va bo_list_lock bo_list_handles amdgpu_gfx_partition AMDGPU_SPX_PARTITION_MODE AMDGPU_DPX_PARTITION_MODE AMDGPU_TPX_PARTITION_MODE AMDGPU_QPX_PARTITION_MODE AMDGPU_CPX_PARTITION_MODE AMDGPU_UNKNOWN_COMPUTE_PARTITION_MODE AMDGPU_AUTO_COMPUTE_PARTITION_MODE amdgpu_mec hpd_eop_obj hpd_eop_gpu_addr mec_fw_obj mec_fw_gpu_addr mec_fw_data_obj mec_fw_data_gpu_addr num_mec num_pipe_per_mec num_queue_per_pipe mqd_backup amdgpu_mec_bitmap queue_bitmap amdgpu_unmap_queues_action PREEMPT_QUEUES RESET_QUEUES DISABLE_PROCESS_QUEUES PREEMPT_QUEUES_NO_UNMAP kiq_pm4_funcs kiq_set_resources kiq_map_queues kiq_unmap_queues kiq_query_status kiq_invalidate_tlbs kiq_reset_hw_queue set_resources_size map_queues_size unmap_queues_size query_status_size invalidate_tlbs_size amdgpu_kiq eop_obj pmf amdgpu_rb_config rb_backend_disable user_rb_backend_disable raster_config raster_config_1 gb_addr_config pipe_interleave_size num_pipes max_compress_frags num_banks num_se num_rb_per_se num_pkrs amdgpu_gfx_config max_shader_engines max_tile_pipes max_cu_per_sh max_sh_per_se max_backends_per_se max_texture_channel_caches max_gprs max_gs_threads max_hw_contexts sc_prim_fifo_size_frontend sc_prim_fifo_size_backend sc_hiz_tile_fifo_size sc_earlyz_tile_fifo_size num_tile_pipes backend_enable_mask mem_max_burst_length_bytes mem_row_size_in_kb shader_engine_tile_size num_gpus multi_gpu_tile_size mc_arb_ramcfg num_ranks num_rbs gs_vgt_table_depth gs_prim_buffer_depth tile_mode_array macrotile_mode_array gb_addr_config_fields rb_config double_offchip_lds_buf db_debug2 num_sc_per_sh num_packer_per_sc pa_sc_tile_steering_override ta_cntl2_truncate_coord_mode tcc_disabled_mask gc_num_tcp_per_sa gc_num_sdp_interface gc_num_tcps gc_num_tcp_per_wpg gc_tcp_l1_size gc_num_sqc_per_wgp gc_l1_instruction_cache_size_per_sqc gc_l1_data_cache_size_per_sqc gc_gl1c_per_sa gc_gl1c_size_per_instance gc_gl2c_per_gpu gc_tcp_size_per_cu gc_num_cu_per_sqc gc_tcc_size gc_tcp_cache_line_size gc_instruction_cache_size_per_sqc gc_instruction_cache_line_size gc_scalar_data_cache_size_per_sqc gc_scalar_data_cache_line_size gc_tcc_cache_line_size amdgpu_cu_info simd_per_cu max_waves_per_simd wave_front_size max_scratch_slots_per_cu lds_size ao_cu_mask ao_cu_bitmap amdgpu_gfx_ras enable_watchdog_timer rlc_gc_fed_irq poison_consumption_handler amdgpu_gfx_shadow_info shadow_size shadow_alignment csa_size csa_alignment amdgpu_gfx_funcs select_se_sh read_wave_data read_wave_vgprs read_wave_sgprs select_me_pipe_q init_spm_golden update_perfmon_mgcg get_gfx_shadow_info ih_node_to_logical_xcc get_xccs_per_xcp sq_work amdgpu_pfp pfp_fw_obj pfp_fw_gpu_addr pfp_fw_ptr pfp_fw_data_obj pfp_fw_data_gpu_addr pfp_fw_data_ptr amdgpu_ce ce_fw_obj ce_fw_gpu_addr ce_fw_ptr amdgpu_me me_fw_obj me_fw_gpu_addr me_fw_ptr me_fw_data_obj me_fw_data_gpu_addr me_fw_data_ptr num_me num_pipe_per_me amdgpu_isolation_work amdgpu_gfx gpu_clock_mutex rlc mec mec_bitmap kiq rs64_enable me_fw me_fw_version pfp_fw pfp_fw_version ce_fw ce_fw_version rlc_fw rlc_fw_version mec_fw mec_fw_version mec2_fw mec2_fw_version imu_fw imu_fw_version me_feature_version ce_feature_version pfp_feature_version rlc_feature_version rlc_srlc_fw_version rlc_srlc_feature_version rlc_srlg_fw_version rlc_srlg_feature_version rlc_srls_fw_version rlc_srls_feature_version rlcp_ucode_version rlcp_ucode_feature_version rlcv_ucode_version rlcv_ucode_feature_version mec_feature_version mec2_feature_version mec_fw_write_wait me_fw_write_wait cp_fw_write_wait gfx_ring num_gfx_rings compute_ring num_compute_rings eop_irq priv_reg_irq priv_inst_irq bad_op_irq cp_ecc_error_irq sq_irq gfx_current_status ce_ram_size cu_info grbm_soft_reset gfx_supported_reset compute_supported_reset gfx_off_state gfx_off_mutex gfx_off_req_count gfx_off_delay_work gfx_off_residency gfx_off_entrycount pipe_reserve_mutex pipe_reserve_bitmap ras_if ras is_poweron sw_gfx_ring muxer cp_gfx_shadow xcc_mask num_xcc_per_xcp partition_mutex mcbp ip_dump_core ip_dump_compute_queues ip_dump_gfx_queues reset_sem_mutex cleaner_shader_obj cleaner_shader_size cleaner_shader_gpu_addr cleaner_shader_cpu_ptr cleaner_shader_ptr enable_cleaner_shader kfd_sch_mutex kfd_sch_req_count kfd_sch_inactive enforce_isolation_jiffies enforce_isolation_time total_submission_cnt idle_work workload_profile_active workload_profile_mutex kfd_vm_fault_info page_addr mc_id prot_valid prot_read prot_write prot_exec kfd_sched_policy KFD_SCHED_POLICY_HWS KFD_SCHED_POLICY_HWS_NO_OVERSUBSCRIPTION KFD_SCHED_POLICY_NO_HWS drm_dp_aux_msg drm_dp_aux_cec unregister_work cec_adapter drm_dp_aux drm_dev hw_mutex crc_work crc_count wait_hpd_asserted i2c_nack_count i2c_defer_count cec powered_down no_zero_sized amd_asic_type CHIP_TAHITI CHIP_PITCAIRN CHIP_VERDE CHIP_OLAND CHIP_HAINAN CHIP_BONAIRE CHIP_KAVERI CHIP_KABINI CHIP_HAWAII CHIP_MULLINS CHIP_TOPAZ CHIP_TONGA CHIP_FIJI CHIP_CARRIZO CHIP_STONEY CHIP_POLARIS10 CHIP_POLARIS11 CHIP_POLARIS12 CHIP_VEGAM CHIP_VEGA10 CHIP_VEGA12 CHIP_VEGA20 CHIP_RAVEN CHIP_ARCTURUS CHIP_RENOIR CHIP_ALDEBARAN CHIP_NAVI10 CHIP_CYAN_SKILLFISH CHIP_NAVI14 CHIP_NAVI12 CHIP_SIENNA_CICHLID CHIP_NAVY_FLOUNDER CHIP_VANGOGH CHIP_DIMGREY_CAVEFISH CHIP_BEIGE_GOBY CHIP_YELLOW_CARP CHIP_IP_DISCOVERY CHIP_LAST amdgpu_asic_type_quirk amd_chip_flags AMD_ASIC_MASK AMD_FLAGS_MASK AMD_IS_MOBILITY AMD_IS_APU AMD_IS_PX AMD_EXP_HW_SUPPORT amd_ip_block_type AMD_IP_BLOCK_TYPE_COMMON AMD_IP_BLOCK_TYPE_GMC AMD_IP_BLOCK_TYPE_IH AMD_IP_BLOCK_TYPE_SMC AMD_IP_BLOCK_TYPE_PSP AMD_IP_BLOCK_TYPE_DCE AMD_IP_BLOCK_TYPE_GFX AMD_IP_BLOCK_TYPE_SDMA AMD_IP_BLOCK_TYPE_UVD AMD_IP_BLOCK_TYPE_VCE AMD_IP_BLOCK_TYPE_ACP AMD_IP_BLOCK_TYPE_VCN AMD_IP_BLOCK_TYPE_MES AMD_IP_BLOCK_TYPE_JPEG AMD_IP_BLOCK_TYPE_VPE AMD_IP_BLOCK_TYPE_UMSCH_MM AMD_IP_BLOCK_TYPE_ISP AMD_IP_BLOCK_TYPE_NUM amd_clockgating_state AMD_CG_STATE_GATE AMD_CG_STATE_UNGATE amd_powergating_state AMD_PG_STATE_GATE AMD_PG_STATE_UNGATE PP_FEATURE_MASK PP_SCLK_DPM_MASK PP_MCLK_DPM_MASK PP_PCIE_DPM_MASK PP_SCLK_DEEP_SLEEP_MASK PP_POWER_CONTAINMENT_MASK PP_UVD_HANDSHAKE_MASK PP_SMC_VOLTAGE_CONTROL_MASK PP_VBI_TIME_SUPPORT_MASK PP_ULV_MASK PP_ENABLE_GFX_CG_THRU_SMU PP_CLOCK_STRETCH_MASK PP_OD_FUZZY_FAN_CONTROL_MASK PP_SOCCLK_DPM_MASK PP_DCEFCLK_DPM_MASK PP_OVERDRIVE_MASK PP_GFXOFF_MASK PP_ACG_MASK PP_STUTTER_MODE PP_AVFS_MASK PP_GFX_DCS_MASK amd_ip_funcs late_init sw_init sw_fini early_fini hw_fini late_fini wait_for_idle check_soft_reset pre_soft_reset post_soft_reset set_clockgating_state set_powergating_state dump_ip_state print_ip_state amdgpu_ip_block cgs_ind_reg CGS_IND_REG__PCIE CGS_IND_REG__SMC CGS_IND_REG__UVD_CTX CGS_IND_REG__DIDT CGS_IND_REG_GC_CAC CGS_IND_REG_SE_CAC CGS_IND_REG__AUDIO_ENDPT cgs_ucode_id CGS_UCODE_ID_SMU CGS_UCODE_ID_SMU_SK CGS_UCODE_ID_SDMA0 CGS_UCODE_ID_SDMA1 CGS_UCODE_ID_CP_CE CGS_UCODE_ID_CP_PFP CGS_UCODE_ID_CP_ME CGS_UCODE_ID_CP_MEC CGS_UCODE_ID_CP_MEC_JT1 CGS_UCODE_ID_CP_MEC_JT2 CGS_UCODE_ID_GMCON_RENG CGS_UCODE_ID_RLC_G CGS_UCODE_ID_STORAGE CGS_UCODE_ID_MAXIMUM cgs_firmware_info feature_version ucode_start_address is_kicker cgs_read_register_t cgs_device cgs_write_register_t cgs_read_ind_register_t cgs_write_ind_register_t cgs_get_firmware_info cgs_ops read_register write_register read_ind_register write_ind_register get_firmware_info fixed31_32 dc_irq_source DC_IRQ_SOURCE_INVALID DC_IRQ_SOURCE_HPD1 DC_IRQ_SOURCE_HPD2 DC_IRQ_SOURCE_HPD3 DC_IRQ_SOURCE_HPD4 DC_IRQ_SOURCE_HPD5 DC_IRQ_SOURCE_HPD6 DC_IRQ_SOURCE_HPD1RX DC_IRQ_SOURCE_HPD2RX DC_IRQ_SOURCE_HPD3RX DC_IRQ_SOURCE_HPD4RX DC_IRQ_SOURCE_HPD5RX DC_IRQ_SOURCE_HPD6RX DC_IRQ_SOURCE_I2C_DDC1 DC_IRQ_SOURCE_I2C_DDC2 DC_IRQ_SOURCE_I2C_DDC3 DC_IRQ_SOURCE_I2C_DDC4 DC_IRQ_SOURCE_I2C_DDC5 DC_IRQ_SOURCE_I2C_DDC6 DC_IRQ_SOURCE_DPSINK1 DC_IRQ_SOURCE_DPSINK2 DC_IRQ_SOURCE_DPSINK3 DC_IRQ_SOURCE_DPSINK4 DC_IRQ_SOURCE_DPSINK5 DC_IRQ_SOURCE_DPSINK6 DC_IRQ_SOURCE_TIMER DC_IRQ_SOURCE_PFLIP_FIRST DC_IRQ_SOURCE_PFLIP1 DC_IRQ_SOURCE_PFLIP2 DC_IRQ_SOURCE_PFLIP3 DC_IRQ_SOURCE_PFLIP4 DC_IRQ_SOURCE_PFLIP5 DC_IRQ_SOURCE_PFLIP6 DC_IRQ_SOURCE_PFLIP_UNDERLAY0 DC_IRQ_SOURCE_PFLIP_LAST DC_IRQ_SOURCE_GPIOPAD0 DC_IRQ_SOURCE_GPIOPAD1 DC_IRQ_SOURCE_GPIOPAD2 DC_IRQ_SOURCE_GPIOPAD3 DC_IRQ_SOURCE_GPIOPAD4 DC_IRQ_SOURCE_GPIOPAD5 DC_IRQ_SOURCE_GPIOPAD6 DC_IRQ_SOURCE_GPIOPAD7 DC_IRQ_SOURCE_GPIOPAD8 DC_IRQ_SOURCE_GPIOPAD9 DC_IRQ_SOURCE_GPIOPAD10 DC_IRQ_SOURCE_GPIOPAD11 DC_IRQ_SOURCE_GPIOPAD12 DC_IRQ_SOURCE_GPIOPAD13 DC_IRQ_SOURCE_GPIOPAD14 DC_IRQ_SOURCE_GPIOPAD15 DC_IRQ_SOURCE_GPIOPAD16 DC_IRQ_SOURCE_GPIOPAD17 DC_IRQ_SOURCE_GPIOPAD18 DC_IRQ_SOURCE_GPIOPAD19 DC_IRQ_SOURCE_GPIOPAD20 DC_IRQ_SOURCE_GPIOPAD21 DC_IRQ_SOURCE_GPIOPAD22 DC_IRQ_SOURCE_GPIOPAD23 DC_IRQ_SOURCE_GPIOPAD24 DC_IRQ_SOURCE_GPIOPAD25 DC_IRQ_SOURCE_GPIOPAD26 DC_IRQ_SOURCE_GPIOPAD27 DC_IRQ_SOURCE_GPIOPAD28 DC_IRQ_SOURCE_GPIOPAD29 DC_IRQ_SOURCE_GPIOPAD30 DC_IRQ_SOURCE_DC1UNDERFLOW DC_IRQ_SOURCE_DC2UNDERFLOW DC_IRQ_SOURCE_DC3UNDERFLOW DC_IRQ_SOURCE_DC4UNDERFLOW DC_IRQ_SOURCE_DC5UNDERFLOW DC_IRQ_SOURCE_DC6UNDERFLOW DC_IRQ_SOURCE_DMCU_SCP DC_IRQ_SOURCE_VBIOS_SW DC_IRQ_SOURCE_VUPDATE1 DC_IRQ_SOURCE_VUPDATE2 DC_IRQ_SOURCE_VUPDATE3 DC_IRQ_SOURCE_VUPDATE4 DC_IRQ_SOURCE_VUPDATE5 DC_IRQ_SOURCE_VUPDATE6 DC_IRQ_SOURCE_VBLANK1 DC_IRQ_SOURCE_VBLANK2 DC_IRQ_SOURCE_VBLANK3 DC_IRQ_SOURCE_VBLANK4 DC_IRQ_SOURCE_VBLANK5 DC_IRQ_SOURCE_VBLANK6 DC_IRQ_SOURCE_DC1_VLINE0 DC_IRQ_SOURCE_DC2_VLINE0 DC_IRQ_SOURCE_DC3_VLINE0 DC_IRQ_SOURCE_DC4_VLINE0 DC_IRQ_SOURCE_DC5_VLINE0 DC_IRQ_SOURCE_DC6_VLINE0 DC_IRQ_SOURCE_DC1_VLINE1 DC_IRQ_SOURCE_DC2_VLINE1 DC_IRQ_SOURCE_DC3_VLINE1 DC_IRQ_SOURCE_DC4_VLINE1 DC_IRQ_SOURCE_DC5_VLINE1 DC_IRQ_SOURCE_DC6_VLINE1 DC_IRQ_SOURCE_DMCUB_OUTBOX DC_IRQ_SOURCE_DMCUB_OUTBOX0 DC_IRQ_SOURCE_DMCUB_GENERAL_DATAOUT DC_IRQ_SOURCE_DPCX_TX_PHYA DC_IRQ_SOURCE_DPCX_TX_PHYB DC_IRQ_SOURCE_DPCX_TX_PHYC DC_IRQ_SOURCE_DPCX_TX_PHYD DC_IRQ_SOURCE_DPCX_TX_PHYE DC_IRQ_SOURCE_DPCX_TX_PHYF DC_IRQ_SOURCE_DC1_VLINE2 DC_IRQ_SOURCE_DC2_VLINE2 DC_IRQ_SOURCE_DC3_VLINE2 DC_IRQ_SOURCE_DC4_VLINE2 DC_IRQ_SOURCE_DC5_VLINE2 DC_IRQ_SOURCE_DC6_VLINE2 DAL_IRQ_SOURCES_NUMBER gpio_ddc_hw_info hw_supported ddc_channel pin_data pin_clock dc_context dc driver_context perf_trace dce_environment asic_id dce_version dc_bios created_bios gpio_service dc_sink_id_count dc_stream_id_count dc_edp_id_count fbc_gpu_addr dmub_srv cp_psp dcn_reg_offsets nbio_reg_offsets clk_reg_offsets DP_SKIP_POWER_OFF DP_AUX_POWER_UP_WA_DELAY ddc_wa ddc_flags EDID_QUERY_DONE_ONCE IS_INTERNAL_DISPLAY FORCE_READ_REPEATED_START EDID_STRESS_READ ddc_transaction_type DDC_TRANSACTION_TYPE_NONE DDC_TRANSACTION_TYPE_I2C DDC_TRANSACTION_TYPE_I2C_OVER_AUX DDC_TRANSACTION_TYPE_I2C_OVER_AUX_WITH_DEFER DDC_TRANSACTION_TYPE_I2C_OVER_AUX_RETRY_DEFER display_dongle_type DISPLAY_DONGLE_NONE DISPLAY_DONGLE_DP_VGA_CONVERTER DISPLAY_DONGLE_DP_DVI_CONVERTER DISPLAY_DONGLE_DP_HDMI_CONVERTER DISPLAY_DONGLE_DP_DVI_DONGLE DISPLAY_DONGLE_DP_HDMI_DONGLE DISPLAY_DONGLE_DP_HDMI_MISMATCHED_DONGLE ddc_service ddc_pin wa dongle_type edid_buf_len edid_buf dc_link dc_lane_count LANE_COUNT_UNKNOWN LANE_COUNT_ONE LANE_COUNT_TWO LANE_COUNT_FOUR LANE_COUNT_EIGHT LANE_COUNT_DP_MAX PORT_PRESENT PORT_TYPE FMT_CONVERSION DETAILED_CAPS RESERVED dp_downstream_port_present sdr_aux_backlight_control hdr_aux_backlight_control oled miniled emission_output dpcd_sink_ext_caps dc_stream_state GAMMA_RGB_256_ENTRIES GAMMA_RGB_FLOAT_1024_ENTRIES GAMMA_CS_TFM_1D_ENTRIES GAMMA_CUSTOM_ENTRIES GAMMA_MAX_ENTRIES dc_color_depth COLOR_DEPTH_UNDEFINED COLOR_DEPTH_666 COLOR_DEPTH_888 COLOR_DEPTH_101010 COLOR_DEPTH_121212 COLOR_DEPTH_141414 COLOR_DEPTH_161616 COLOR_DEPTH_999 COLOR_DEPTH_111111 COLOR_DEPTH_COUNT dc_pixel_encoding PIXEL_ENCODING_UNDEFINED PIXEL_ENCODING_RGB PIXEL_ENCODING_YCBCR422 PIXEL_ENCODING_YCBCR444 PIXEL_ENCODING_YCBCR420 PIXEL_ENCODING_COUNT dc_aspect_ratio ASPECT_RATIO_NO_DATA ASPECT_RATIO_4_3 ASPECT_RATIO_16_9 ASPECT_RATIO_64_27 ASPECT_RATIO_256_135 ASPECT_RATIO_FUTURE scanning_type SCANNING_TYPE_NODATA SCANNING_TYPE_OVERSCAN SCANNING_TYPE_UNDERSCAN SCANNING_TYPE_FUTURE SCANNING_TYPE_UNDEFINED dc_crtc_timing_flags INTERLACE HSYNC_POSITIVE_POLARITY VSYNC_POSITIVE_POLARITY HORZ_COUNT_BY_TWO EXCLUSIVE_3D RIGHT_EYE_3D_POLARITY SUB_SAMPLE_3D USE_IN_3D_VIEW_ONLY STEREO_3D_PREFERENCE Y_ONLY YCBCR420 DTD_COUNTER FORCE_HDR LTE_340MCSC_SCRAMBLE DSC VBLANK_SYNCHRONIZABLE dc_timing_3d_format TIMING_3D_FORMAT_NONE TIMING_3D_FORMAT_FRAME_ALTERNATE TIMING_3D_FORMAT_INBAND_FA TIMING_3D_FORMAT_DP_HDMI_INBAND_FA TIMING_3D_FORMAT_SIDEBAND_FA TIMING_3D_FORMAT_HW_FRAME_PACKING TIMING_3D_FORMAT_SW_FRAME_PACKING TIMING_3D_FORMAT_ROW_INTERLEAVE TIMING_3D_FORMAT_COLUMN_INTERLEAVE TIMING_3D_FORMAT_PIXEL_INTERLEAVE TIMING_3D_FORMAT_SIDE_BY_SIDE TIMING_3D_FORMAT_TOP_AND_BOTTOM TIMING_3D_FORMAT_SBS_SW_PACKED TIMING_3D_FORMAT_TB_SW_PACKED TIMING_3D_FORMAT_MAX dc_dsc_rc_params_override rc_minqp rc_maxqp rc_offset rc_tgt_offset_hi rc_tgt_offset_lo initial_fullness_offset flatness_det_thresh dc_dsc_config num_slices_h num_slices_v linebuf_depth version_minor ycbcr422_simple rc_buffer_size is_frl is_dp mst_pbn rc_params_ovrd dc_crtc_timing h_total h_border_left h_addressable h_border_right h_sync_width v_total v_border_top v_addressable v_border_bottom v_sync_width pix_clk_100hz min_refresh_in_uhz hdmi_vic fr_index frl_uncompressed_video_bandwidth_in_kbps timing_3d_format display_color_depth pixel_encoding scan_type dsc_fixed_bits_per_pixel_x16 dsc_cfg expanded_hblank dc_crtc_timing_adjust v_total_min v_total_max v_total_mid v_total_mid_frame_num allow_otg_v_count_halt timing_adjust_pending DCE_VERSION_UNKNOWN DCE_VERSION_6_0 DCE_VERSION_6_1 DCE_VERSION_6_4 DCE_VERSION_8_0 DCE_VERSION_8_1 DCE_VERSION_8_3 DCE_VERSION_10_0 DCE_VERSION_11_0 DCE_VERSION_11_2 DCE_VERSION_11_22 DCE_VERSION_12_0 DCE_VERSION_12_1 DCE_VERSION_MAX DCN_VERSION_1_0 DCN_VERSION_1_01 DCN_VERSION_2_0 DCN_VERSION_2_01 DCN_VERSION_2_1 DCN_VERSION_3_0 DCN_VERSION_3_01 DCN_VERSION_3_02 DCN_VERSION_3_03 DCN_VERSION_3_1 DCN_VERSION_3_14 DCN_VERSION_3_15 DCN_VERSION_3_16 DCN_VERSION_3_2 DCN_VERSION_3_21 DCN_VERSION_3_5 DCN_VERSION_3_51 DCN_VERSION_3_6 DCN_VERSION_4_01 DCN_VERSION_MAX cp_psp_stream_config otg_inst dig_be dig_fe link_enc_idx stream_enc_idx dio_output_idx phy_idx assr_enabled mst_enabled dp2_enabled usb4_enabled dm_stream_ctx dpms_off cp_psp_funcs enable_assr update_stream_config DCE_ENV_PRODUCTION_DRV DCE_ENV_FPGA_MAXIMUS DCE_ENV_DIAG DCE_ENV_VIRTUAL_HW dc_perf_trace write_count last_entry_read last_entry_write hw_asic_id chip_family pci_revision_id hw_internal_rev vram_type vram_width feature_flags fake_paths_num atombios_base_address dal_logger dc_dmub_srv replay_coasting_vtotal_type PR_COASTING_TYPE_NOM PR_COASTING_TYPE_STATIC PR_COASTING_TYPE_FULL_SCREEN_VIDEO PR_COASTING_TYPE_TEST_HARNESS PR_COASTING_TYPE_NUM amd_pp_display_config_type AMD_PP_DisplayConfigType_None AMD_PP_DisplayConfigType_DP54 AMD_PP_DisplayConfigType_DP432 AMD_PP_DisplayConfigType_DP324 AMD_PP_DisplayConfigType_DP27 AMD_PP_DisplayConfigType_DP243 AMD_PP_DisplayConfigType_DP216 AMD_PP_DisplayConfigType_DP162 AMD_PP_DisplayConfigType_HDMI6G AMD_PP_DisplayConfigType_HDMI297 AMD_PP_DisplayConfigType_HDMI162 AMD_PP_DisplayConfigType_LVDS AMD_PP_DisplayConfigType_DVI AMD_PP_DisplayConfigType_WIRELESS AMD_PP_DisplayConfigType_VGA single_display_configuration controller_index controller_id signal_type display_state primary_transmitter_phyi_d primary_transmitter_active_lanemap secondary_transmitter_phy_id secondary_transmitter_active_lanemap config_flags display_type view_resolution_cx view_resolution_cy displayconfigtype vertical_refresh amd_pp_display_configuration nb_pstate_switch_disable cpu_cc6_disable cpu_pstate_disable cpu_pstate_separation_time num_display num_path_including_non_display crossfire_display_index min_mem_set_clock min_core_set_clock min_bus_bandwidth min_core_set_clock_in_sr displays vrefresh min_vblank_time multi_monitor_in_sync crtc_index line_time_in_us invalid_vblank_time display_clk dce_tolerable_mclk_in_active_latency min_dcef_set_clk min_dcef_deep_sleep_set_clk amd_pp_simple_clock_info engine_max_clock memory_max_clock PP_DAL_POWERLEVEL PP_DAL_POWERLEVEL_INVALID PP_DAL_POWERLEVEL_ULTRALOW PP_DAL_POWERLEVEL_LOW PP_DAL_POWERLEVEL_NOMINAL PP_DAL_POWERLEVEL_PERFORMANCE PP_DAL_POWERLEVEL_0 PP_DAL_POWERLEVEL_1 PP_DAL_POWERLEVEL_2 PP_DAL_POWERLEVEL_3 PP_DAL_POWERLEVEL_4 PP_DAL_POWERLEVEL_5 PP_DAL_POWERLEVEL_6 PP_DAL_POWERLEVEL_7 amd_pp_clock_info min_engine_clock max_engine_clock min_memory_clock max_memory_clock max_bus_bandwidth max_engine_clock_in_sr min_engine_clock_in_sr max_clocks_state amd_pp_clock_type amd_pp_disp_clock amd_pp_sys_clock amd_pp_mem_clock amd_pp_dcef_clock amd_pp_soc_clock amd_pp_pixel_clock amd_pp_phy_clock amd_pp_dcf_clock amd_pp_dpp_clock amd_pp_f_clock amd_pp_clocks pp_clock_with_latency clocks_in_khz latency_in_us pp_clock_levels_with_latency pp_clock_with_voltage voltage_in_mv pp_clock_levels_with_voltage pp_display_clock_request clock_freq_in_khz amd_vce_state evclk ecclk sclk mclk clk_idx amd_dpm_forced_level AMD_DPM_FORCED_LEVEL_AUTO AMD_DPM_FORCED_LEVEL_MANUAL AMD_DPM_FORCED_LEVEL_LOW AMD_DPM_FORCED_LEVEL_HIGH AMD_DPM_FORCED_LEVEL_PROFILE_STANDARD AMD_DPM_FORCED_LEVEL_PROFILE_MIN_SCLK AMD_DPM_FORCED_LEVEL_PROFILE_MIN_MCLK AMD_DPM_FORCED_LEVEL_PROFILE_PEAK AMD_DPM_FORCED_LEVEL_PROFILE_EXIT AMD_DPM_FORCED_LEVEL_PERF_DETERMINISM amd_pm_state_type POWER_STATE_TYPE_DEFAULT POWER_STATE_TYPE_POWERSAVE POWER_STATE_TYPE_BATTERY POWER_STATE_TYPE_BALANCED POWER_STATE_TYPE_PERFORMANCE POWER_STATE_TYPE_INTERNAL_UVD POWER_STATE_TYPE_INTERNAL_UVD_SD POWER_STATE_TYPE_INTERNAL_UVD_HD POWER_STATE_TYPE_INTERNAL_UVD_HD2 POWER_STATE_TYPE_INTERNAL_UVD_MVC POWER_STATE_TYPE_INTERNAL_BOOT POWER_STATE_TYPE_INTERNAL_THERMAL POWER_STATE_TYPE_INTERNAL_ACPI POWER_STATE_TYPE_INTERNAL_ULV POWER_STATE_TYPE_INTERNAL_3DPERF amd_vce_level AMD_VCE_LEVEL_AC_ALL AMD_VCE_LEVEL_DC_EE AMD_VCE_LEVEL_DC_LL_LOW AMD_VCE_LEVEL_DC_LL_HIGH AMD_VCE_LEVEL_DC_GP_LOW AMD_VCE_LEVEL_DC_GP_HIGH pp_clock_type PP_SCLK PP_MCLK PP_PCIE PP_SOCCLK PP_FCLK PP_DCEFCLK PP_VCLK PP_VCLK1 PP_DCLK PP_DCLK1 OD_SCLK OD_MCLK OD_VDDC_CURVE OD_RANGE OD_VDDGFX_OFFSET OD_CCLK OD_FAN_CURVE OD_ACOUSTIC_LIMIT OD_ACOUSTIC_TARGET OD_FAN_TARGET_TEMPERATURE OD_FAN_MINIMUM_PWM OD_FAN_ZERO_RPM_ENABLE OD_FAN_ZERO_RPM_STOP_TEMP amd_pp_task AMD_PP_TASK_DISPLAY_CONFIG_CHANGE AMD_PP_TASK_ENABLE_USER_STATE AMD_PP_TASK_READJUST_POWER_STATE AMD_PP_TASK_COMPLETE_INIT AMD_PP_TASK_MAX PP_SMC_POWER_PROFILE PP_SMC_POWER_PROFILE_UNKNOWN PP_SMC_POWER_PROFILE_BOOTUP_DEFAULT PP_SMC_POWER_PROFILE_FULLSCREEN3D PP_SMC_POWER_PROFILE_POWERSAVING PP_SMC_POWER_PROFILE_VIDEO PP_SMC_POWER_PROFILE_VR PP_SMC_POWER_PROFILE_COMPUTE PP_SMC_POWER_PROFILE_CUSTOM PP_SMC_POWER_PROFILE_WINDOW3D PP_SMC_POWER_PROFILE_CAPPED PP_SMC_POWER_PROFILE_UNCAPPED PP_SMC_POWER_PROFILE_COUNT PP_OD_DPM_TABLE_COMMAND PP_OD_EDIT_SCLK_VDDC_TABLE PP_OD_EDIT_MCLK_VDDC_TABLE PP_OD_EDIT_CCLK_VDDC_TABLE PP_OD_EDIT_VDDC_CURVE PP_OD_RESTORE_DEFAULT_TABLE PP_OD_COMMIT_DPM_TABLE PP_OD_EDIT_VDDGFX_OFFSET PP_OD_EDIT_FAN_CURVE PP_OD_EDIT_ACOUSTIC_LIMIT PP_OD_EDIT_ACOUSTIC_TARGET PP_OD_EDIT_FAN_TARGET_TEMPERATURE PP_OD_EDIT_FAN_MINIMUM_PWM PP_OD_EDIT_FAN_ZERO_RPM_ENABLE PP_OD_EDIT_FAN_ZERO_RPM_STOP_TEMP pp_states_info nums pp_mp1_state PP_MP1_STATE_NONE PP_MP1_STATE_SHUTDOWN PP_MP1_STATE_UNLOAD PP_MP1_STATE_RESET PP_MP1_STATE_FLR pp_df_cstate DF_CSTATE_DISALLOW DF_CSTATE_ALLOW pp_power_limit_level PP_PWR_LIMIT_MIN PP_PWR_LIMIT_CURRENT PP_PWR_LIMIT_DEFAULT PP_PWR_LIMIT_MAX pp_power_type PP_PWR_TYPE_SUSTAINED PP_PWR_TYPE_FAST amd_pm_funcs pre_set_power_state set_power_state post_set_power_state display_configuration_changed print_power_state vblank_too_short enable_bapm check_state_equal set_fan_control_mode get_fan_control_mode set_fan_speed_pwm get_fan_speed_pwm force_clock_level print_clock_levels emit_clock_levels force_performance_level get_sclk_od set_sclk_od get_mclk_od set_mclk_od read_sensor get_apu_thermal_limit set_apu_thermal_limit get_performance_level get_current_power_state get_fan_speed_rpm set_fan_speed_rpm get_pp_num_states get_pp_table set_pp_table debugfs_print_current_performance_level switch_power_profile pause_power_profile get_vce_clock_state dispatch_tasks load_firmware wait_for_fw_loading_complete set_powergating_by_smu set_clockgating_by_smu set_power_limit get_power_limit get_power_profile_mode set_power_profile_mode set_fine_grain_clk_vol odn_edit_dpm_table set_mp1_state smu_i2c_bus_access gfx_state_change_set get_sclk get_mclk display_configuration_change get_display_power_level get_current_clocks get_clock_by_type get_clock_by_type_with_latency get_clock_by_type_with_voltage set_watermarks_for_clocks_ranges display_clock_voltage_request get_display_mode_validation_clocks notify_smu_enable_pwe enable_mgpu_fan_boost set_active_display_count set_hard_min_dcefclk_by_freq set_hard_min_fclk_by_freq set_min_deep_sleep_dcefclk get_asic_baco_capability get_asic_baco_state set_asic_baco_state get_ppfeature_status set_ppfeature_status asic_reset_mode_2 asic_reset_enable_gfx_features set_df_cstate set_xgmi_pstate get_gpu_metrics get_pm_metrics set_watermarks_for_clock_ranges display_disable_memory_clock_switch get_max_sustainable_clocks_by_dc get_uclk_dpm_states get_dpm_clock_table get_smu_prv_buf_details pm_compute_clocks notify_rlc_state pp_smu_wm_range_sets pp_smu_nv_clock_table dpm_clocks drm_color_encoding DRM_COLOR_YCBCR_BT601 DRM_COLOR_YCBCR_BT709 DRM_COLOR_YCBCR_BT2020 DRM_COLOR_ENCODING_MAX drm_color_range DRM_COLOR_YCBCR_LIMITED_RANGE DRM_COLOR_YCBCR_FULL_RANGE DRM_COLOR_RANGE_MAX drm_rect drm_scaling_filter DRM_SCALING_FILTER_DEFAULT DRM_SCALING_FILTER_NEAREST_NEIGHBOR drm_plane_state plane crtc_x crtc_y crtc_w crtc_h src_x src_y src_h src_w hotspot_x hotspot_y alpha pixel_blend_mode zpos normalized_zpos color_encoding color_range fb_damage_clips ignore_damage_clips visible scaling_filter color_mgmt_changed drm_plane format_types format_count format_default modifier_count old_fb alpha_property zpos_property rotation_property blend_mode_property color_encoding_property color_range_property hotspot_x_property hotspot_y_property kmsg_panic drm_plane_funcs update_plane disable_plane format_mod_supported drm_plane_type DRM_PLANE_TYPE_OVERLAY DRM_PLANE_TYPE_PRIMARY DRM_PLANE_TYPE_CURSOR drm_plane_helper_funcs drm_crtc_crc_entry has_frame_counter drm_crtc_crc opened values_cnt drm_crtc_state planes_changed mode_changed active_changed connectors_changed zpos_changed no_vblank plane_mask connector_mask encoder_mask adjusted_mode mode_blob degamma_lut ctm gamma_lut target_vblank async_flip vrr_enabled self_refresh_active drm_crtc_funcs cursor_set cursor_set2 cursor_move gamma_set page_flip page_flip_target set_crc_source verify_crc_source get_crc_sources get_vblank_counter enable_vblank disable_vblank get_vblank_timestamp drm_mode_set drm_crtc_helper_funcs drm_self_refresh_data drm_encoder_funcs drm_encoder_helper_funcs dfixed fixed20_12 cpp char_per_block drm_framebuffer_funcs create_handle i2c_algo_bit_data setsda setscl getsda getscl pre_xfer post_xfer udelay can_do_atomic __drm_planes_state __drm_crtcs_state out_fence_ptr last_vblank_count __drm_connnectors_state drm_private_state_funcs drm_private_state drm_private_obj __drm_private_objs_state drm_dp_mst_port topology_kref malloc_kref ddps pdt ldps dpcd_rev num_sdp_streams num_sdp_stream_sinks full_pbn mstb passthrough_aux cached_edid fec_capable drm_dp_mst_branch rad lct port_parent link_address_sent drm_dp_mst_topology_mgr max_dpcd_transaction_bytes max_payloads conn_base_id up_req_recv down_rep_recv probe_lock payload_id_table_cleared reset_rx_state payload_count next_start_slot mst_primary dpcd sink_count qlock tx_msg_downq tx_waitq destroy_port_list destroy_branch_device_list delayed_destroy_lock delayed_destroy_wq delayed_destroy_work up_req_list up_req_lock up_req_work drm_dp_sideband_msg_hdr path_msg somt eomt drm_dp_sideband_msg_rx curchunk_len curchunk_idx curchunk_hdrlen curlen have_somt have_eomt initial_hdr drm_dp_mst_topology_cbs add_connector poll_hpd_irq mod_freesync mod_vrr_state VRR_STATE_UNSUPPORTED VRR_STATE_DISABLED VRR_STATE_INACTIVE VRR_STATE_ACTIVE_VARIABLE VRR_STATE_ACTIVE_FIXED mod_freesync_config vsif_supported ramping btr max_refresh_in_uhz fixed_refresh_in_uhz mod_vrr_params_btr btr_enabled btr_active mid_point_in_us inserted_duration_in_us frames_to_insert frame_counter margin_in_us mod_vrr_params_fixed_refresh fixed_active ramping_active ramping_done target_refresh_in_uhz mod_vrr_params_flip_interval flip_interval_workaround_active program_flip_interval_workaround do_flip_interval_workaround_cleanup flip_interval_detect_counter vsyncs_between_flip vsync_to_flip_in_us v_update_timestamp_in_us mod_vrr_params send_info_frame max_duration_in_us min_duration_in_us flip_interval amdgpu_dm_pipe_crc_source AMDGPU_DM_PIPE_CRC_SOURCE_NONE AMDGPU_DM_PIPE_CRC_SOURCE_CRTC AMDGPU_DM_PIPE_CRC_SOURCE_CRTC_DITHER AMDGPU_DM_PIPE_CRC_SOURCE_DPRX AMDGPU_DM_PIPE_CRC_SOURCE_DPRX_DITHER AMDGPU_DM_PIPE_CRC_SOURCE_MAX AMDGPU_DM_PIPE_CRC_SOURCE_INVALID dm_irq_params last_flip_vblank vrr_params active_planes allow_sr_entry freesync_config crc_src amdgpu_rmx_type RMX_OFF RMX_FULL RMX_CENTER RMX_ASPECT amdgpu_underscan_type UNDERSCAN_OFF UNDERSCAN_ON UNDERSCAN_AUTO amdgpu_hpd_id AMDGPU_HPD_1 AMDGPU_HPD_2 AMDGPU_HPD_3 AMDGPU_HPD_4 AMDGPU_HPD_5 AMDGPU_HPD_6 AMDGPU_HPD_NONE amdgpu_flip_status AMDGPU_FLIP_NONE AMDGPU_FLIP_PENDING AMDGPU_FLIP_SUBMITTED amdgpu_i2c_bus_rec i2c_id hpd hw_capable mm_i2c mask_clk_reg mask_data_reg a_clk_reg a_data_reg en_clk_reg en_data_reg y_clk_reg y_data_reg mask_clk_mask mask_data_mask a_clk_mask a_data_mask en_clk_mask en_data_mask y_clk_mask y_data_mask amdgpu_pll reference_freq reference_div post_div pll_in_min pll_in_max pll_out_min pll_out_max lcd_pll_out_min lcd_pll_out_max best_vco min_ref_div max_ref_div min_post_div max_post_div min_feedback_div max_feedback_div min_frac_feedback_div max_frac_feedback_div amdgpu_i2c_chan has_aux amdgpu_afmt last_buffer_filled_status amdgpu_audio_pin status_bits category_code amdgpu_audio amdgpu_display_funcs bandwidth_update vblank_get_counter backlight_set_level backlight_get_level hpd_sense hpd_set_polarity hpd_get_gpio_reg page_flip_get_scanoutpos add_encoder amdgpu_encoder encoder_enum encoder_id active_device rmx_type underscan_type underscan_hborder underscan_vborder native_mode enc_priv audio_polling_active is_ext_encoder amdgpu_hpd plugged_state amdgpu_router router_id i2c_info i2c_addr ddc_valid ddc_mux_type ddc_mux_control_pin ddc_mux_state cd_valid cd_mux_type cd_mux_control_pin cd_mux_state amdgpu_mode_info atom_context atom_card_info mode_config_initialized afmt coherent_mode_property load_detect_property underscan_property underscan_hborder_property underscan_vborder_property audio_property dither_property bios_hardcoded_edid firmware_flags bl_encoder bl_level num_hpd num_dig gpu_vm_support disp_priority plane_type plane_degamma_lut_property plane_degamma_lut_size_property plane_degamma_tf_property plane_hdr_mult_property plane_ctm_property plane_shaper_lut_property plane_shaper_lut_size_property plane_shaper_tf_property plane_lut3d_property plane_lut3d_size_property plane_blend_lut_property plane_blend_lut_size_property plane_blend_tf_property regamma_tf_property card_info amdgpu_crtc can_tile crtc_offset cursor_bo cursor_addr cursor_hot_x cursor_hot_y max_cursor_width max_cursor_height h_border v_border vsc hsc pll_id pflip_works pflip_status deferred_flip_completion ss_enabled adjusted_clock pll_reference_div pll_post_div pll_flags line_time wm_low wm_high lb_vblank_lead_lines hw_mode vblank_timer vsync_timer_enabled wb_pending wb_enabled wb_conn amdgpu_atom_ss percentage percentage_divider refdiv amdgpu_flip_work flip_work unpin_work old_abo shared_count drm_writeback_connector pixel_formats_blob_ptr job_lock amdgpu_gpio_rec amdgpu_dm_dp_aux amdgpu_i2c_adapter gpu_info_voltage_scaling_v1_0 dscclk_mhz dcfclk_mhz socclk_mhz dram_speed_mts fabricclk_mhz dispclk_mhz phyclk_mhz dppclk_mhz gpu_info_soc_bounding_box_v1_0 sr_exit_time_us sr_enter_plus_exit_time_us urgent_latency_us urgent_latency_pixel_data_only_us urgent_latency_pixel_mixed_with_vm_data_us urgent_latency_vm_data_only_us writeback_latency_us ideal_dram_bw_after_urgent_percent pct_ideal_dram_sdp_bw_after_urgent_pixel_only pct_ideal_dram_sdp_bw_after_urgent_pixel_and_vm pct_ideal_dram_sdp_bw_after_urgent_vm_only max_avg_sdp_bw_use_normal_percent max_avg_dram_bw_use_normal_percent max_request_size_bytes downspread_percent dram_page_open_time_ns dram_rw_turnaround_time_ns dram_return_buffer_per_channel_bytes dram_channel_width_bytes fabric_datapath_to_dcn_data_return_bytes dcn_downspread_percent dispclk_dppclk_vco_speed_mhz dfs_vco_period_ps urgent_out_of_order_return_per_channel_pixel_only_bytes urgent_out_of_order_return_per_channel_pixel_and_vm_bytes urgent_out_of_order_return_per_channel_vm_only_bytes round_trip_ping_latency_dcfclk_cycles urgent_out_of_order_return_per_channel_bytes channel_interleave_bytes vmm_page_size_bytes dram_clock_change_latency_us writeback_dram_clock_change_latency_us return_bus_width_bytes voltage_override xfc_bus_transport_time_us xfc_xbuf_latency_tolerance_us use_urgent_burst_bw num_states clock_limits AMDGPU_UCODE_ID AMDGPU_UCODE_ID_CAP AMDGPU_UCODE_ID_SDMA0 AMDGPU_UCODE_ID_SDMA1 AMDGPU_UCODE_ID_SDMA2 AMDGPU_UCODE_ID_SDMA3 AMDGPU_UCODE_ID_SDMA4 AMDGPU_UCODE_ID_SDMA5 AMDGPU_UCODE_ID_SDMA6 AMDGPU_UCODE_ID_SDMA7 AMDGPU_UCODE_ID_SDMA_UCODE_TH0 AMDGPU_UCODE_ID_SDMA_UCODE_TH1 AMDGPU_UCODE_ID_SDMA_RS64 AMDGPU_UCODE_ID_CP_CE AMDGPU_UCODE_ID_CP_PFP AMDGPU_UCODE_ID_CP_ME AMDGPU_UCODE_ID_CP_RS64_PFP AMDGPU_UCODE_ID_CP_RS64_ME AMDGPU_UCODE_ID_CP_RS64_MEC AMDGPU_UCODE_ID_CP_RS64_PFP_P0_STACK AMDGPU_UCODE_ID_CP_RS64_PFP_P1_STACK AMDGPU_UCODE_ID_CP_RS64_ME_P0_STACK AMDGPU_UCODE_ID_CP_RS64_ME_P1_STACK AMDGPU_UCODE_ID_CP_RS64_MEC_P0_STACK AMDGPU_UCODE_ID_CP_RS64_MEC_P1_STACK AMDGPU_UCODE_ID_CP_RS64_MEC_P2_STACK AMDGPU_UCODE_ID_CP_RS64_MEC_P3_STACK AMDGPU_UCODE_ID_CP_MEC1 AMDGPU_UCODE_ID_CP_MEC1_JT AMDGPU_UCODE_ID_CP_MEC2 AMDGPU_UCODE_ID_CP_MEC2_JT AMDGPU_UCODE_ID_CP_MES AMDGPU_UCODE_ID_CP_MES_DATA AMDGPU_UCODE_ID_CP_MES1 AMDGPU_UCODE_ID_CP_MES1_DATA AMDGPU_UCODE_ID_IMU_I AMDGPU_UCODE_ID_IMU_D AMDGPU_UCODE_ID_GLOBAL_TAP_DELAYS AMDGPU_UCODE_ID_SE0_TAP_DELAYS AMDGPU_UCODE_ID_SE1_TAP_DELAYS AMDGPU_UCODE_ID_SE2_TAP_DELAYS AMDGPU_UCODE_ID_SE3_TAP_DELAYS AMDGPU_UCODE_ID_RLC_RESTORE_LIST_CNTL AMDGPU_UCODE_ID_RLC_RESTORE_LIST_GPM_MEM AMDGPU_UCODE_ID_RLC_RESTORE_LIST_SRM_MEM AMDGPU_UCODE_ID_RLC_IRAM AMDGPU_UCODE_ID_RLC_DRAM AMDGPU_UCODE_ID_RLC_P AMDGPU_UCODE_ID_RLC_V AMDGPU_UCODE_ID_RLC_G AMDGPU_UCODE_ID_STORAGE AMDGPU_UCODE_ID_SMC AMDGPU_UCODE_ID_PPTABLE AMDGPU_UCODE_ID_UVD AMDGPU_UCODE_ID_UVD1 AMDGPU_UCODE_ID_VCE AMDGPU_UCODE_ID_VCN AMDGPU_UCODE_ID_VCN1 AMDGPU_UCODE_ID_DMCU_ERAM AMDGPU_UCODE_ID_DMCU_INTV AMDGPU_UCODE_ID_VCN0_RAM AMDGPU_UCODE_ID_VCN1_RAM AMDGPU_UCODE_ID_DMCUB AMDGPU_UCODE_ID_VPE_CTX AMDGPU_UCODE_ID_VPE_CTL AMDGPU_UCODE_ID_VPE AMDGPU_UCODE_ID_UMSCH_MM_UCODE AMDGPU_UCODE_ID_UMSCH_MM_DATA AMDGPU_UCODE_ID_UMSCH_MM_CMD_BUFFER AMDGPU_UCODE_ID_P2S_TABLE AMDGPU_UCODE_ID_JPEG_RAM AMDGPU_UCODE_ID_ISP AMDGPU_UCODE_ID_MAXIMUM amdgpu_firmware_load_type AMDGPU_FW_LOAD_DIRECT AMDGPU_FW_LOAD_PSP AMDGPU_FW_LOAD_SMU AMDGPU_FW_LOAD_RLC_BACKDOOR_AUTO amdgpu_firmware_info ucode_id ucode_size tmr_mc_addr_lo tmr_mc_addr_hi amdgpu_firmware load_type fw_buf fw_size max_ucodes rbuf gpu_info_fw fw_buf_ptr fw_buf_mc amdgpu_psp_funcs check_fw_loading_status drm_buddy_block tmp_link drm_buddy n_roots max_order clear_avail amdgpu_vram_mgr reservations_pending reserved_pages vis_usage default_page_size amdgpu_gtt_mgr amdgpu_mman ttm_pools aper_base_kaddr buffer_funcs buffer_funcs_ring buffer_funcs_enabled gtt_window_lock high_pr low_pr vram_mgr gtt_mgr preempt_mgr stolen_vga_size stolen_vga_memory stolen_extended_size stolen_extended_memory keep_stolen_vga_memory stolen_reserved_memory stolen_reserved_offset stolen_reserved_size discovery_bin discovery_tmr_size fw_reserved_memory fw_vram_usage_start_offset fw_vram_usage_size fw_vram_usage_reserved_bo fw_vram_usage_va drv_vram_usage_start_offset drv_vram_usage_size drv_vram_usage_reserved_bo drv_vram_usage_va sdma_access_bo sdma_access_ptr amdgpu_buffer_funcs copy_max_bytes copy_num_dw emit_copy_buffer fill_max_bytes fill_num_dw emit_fill_buffer psp_gfx_cmd_id GFX_CMD_ID_LOAD_TA GFX_CMD_ID_UNLOAD_TA GFX_CMD_ID_INVOKE_CMD GFX_CMD_ID_LOAD_ASD GFX_CMD_ID_SETUP_TMR GFX_CMD_ID_LOAD_IP_FW GFX_CMD_ID_DESTROY_TMR GFX_CMD_ID_SAVE_RESTORE GFX_CMD_ID_SETUP_VMR GFX_CMD_ID_DESTROY_VMR GFX_CMD_ID_PROG_REG GFX_CMD_ID_GET_FW_ATTESTATION GFX_CMD_ID_LOAD_TOC GFX_CMD_ID_AUTOLOAD_RLC GFX_CMD_ID_BOOT_CFG GFX_CMD_ID_SRIOV_SPATIAL_PART GFX_CMD_ID_CONFIG_SQ_PERFMON GFX_CMD_ID_FB_NPS_MODE psp_gfx_boot_config_cmd BOOTCFG_CMD_SET BOOTCFG_CMD_GET BOOTCFG_CMD_INVALIDATE psp_gfx_cmd_load_ta app_phy_addr_lo app_phy_addr_hi app_len cmd_buf_phy_addr_lo cmd_buf_phy_addr_hi cmd_buf_len psp_gfx_cmd_unload_ta psp_gfx_buf_desc buf_phy_addr_lo buf_phy_addr_hi psp_gfx_buf_list num_desc buf_desc psp_gfx_cmd_invoke_cmd ta_cmd_id sriov_enabled virt_phy_addr bitfield psp_gfx_cmd_setup_tmr system_phy_addr_lo system_phy_addr_hi psp_gfx_fw_type GFX_FW_TYPE_NONE GFX_FW_TYPE_CP_ME GFX_FW_TYPE_CP_PFP GFX_FW_TYPE_CP_CE GFX_FW_TYPE_CP_MEC GFX_FW_TYPE_CP_MEC_ME1 GFX_FW_TYPE_CP_MEC_ME2 GFX_FW_TYPE_RLC_V GFX_FW_TYPE_RLC_G GFX_FW_TYPE_SDMA0 GFX_FW_TYPE_SDMA1 GFX_FW_TYPE_DMCU_ERAM GFX_FW_TYPE_DMCU_ISR GFX_FW_TYPE_VCN GFX_FW_TYPE_UVD GFX_FW_TYPE_VCE GFX_FW_TYPE_ISP GFX_FW_TYPE_ACP GFX_FW_TYPE_SMU GFX_FW_TYPE_MMSCH GFX_FW_TYPE_RLC_RESTORE_LIST_GPM_MEM GFX_FW_TYPE_RLC_RESTORE_LIST_SRM_MEM GFX_FW_TYPE_RLC_RESTORE_LIST_SRM_CNTL GFX_FW_TYPE_UVD1 GFX_FW_TYPE_TOC GFX_FW_TYPE_RLC_P GFX_FW_TYPE_RLC_IRAM GFX_FW_TYPE_GLOBAL_TAP_DELAYS GFX_FW_TYPE_SE0_TAP_DELAYS GFX_FW_TYPE_SE1_TAP_DELAYS GFX_FW_TYPE_GLOBAL_SE0_SE1_SKEW_DELAYS GFX_FW_TYPE_SDMA0_JT GFX_FW_TYPE_SDMA1_JT GFX_FW_TYPE_CP_MES GFX_FW_TYPE_MES_STACK GFX_FW_TYPE_RLC_SRM_DRAM_SR GFX_FW_TYPE_RLCG_SCRATCH_SR GFX_FW_TYPE_RLCP_SCRATCH_SR GFX_FW_TYPE_RLCV_SCRATCH_SR GFX_FW_TYPE_RLX6_DRAM_SR GFX_FW_TYPE_SDMA0_PG_CONTEXT GFX_FW_TYPE_SDMA1_PG_CONTEXT GFX_FW_TYPE_GLOBAL_MUX_SELECT_RAM GFX_FW_TYPE_SE0_MUX_SELECT_RAM GFX_FW_TYPE_SE1_MUX_SELECT_RAM GFX_FW_TYPE_ACCUM_CTRL_RAM GFX_FW_TYPE_RLCP_CAM GFX_FW_TYPE_RLC_SPP_CAM_EXT GFX_FW_TYPE_RLC_DRAM_BOOT GFX_FW_TYPE_VCN0_RAM GFX_FW_TYPE_VCN1_RAM GFX_FW_TYPE_DMUB GFX_FW_TYPE_SDMA2 GFX_FW_TYPE_SDMA3 GFX_FW_TYPE_SDMA4 GFX_FW_TYPE_SDMA5 GFX_FW_TYPE_SDMA6 GFX_FW_TYPE_SDMA7 GFX_FW_TYPE_VCN1 GFX_FW_TYPE_CAP GFX_FW_TYPE_SE2_TAP_DELAYS GFX_FW_TYPE_SE3_TAP_DELAYS GFX_FW_TYPE_REG_LIST GFX_FW_TYPE_IMU_I GFX_FW_TYPE_IMU_D GFX_FW_TYPE_LSDMA GFX_FW_TYPE_SDMA_UCODE_TH0 GFX_FW_TYPE_SDMA_UCODE_TH1 GFX_FW_TYPE_PPTABLE GFX_FW_TYPE_DISCRETE_USB4 GFX_FW_TYPE_TA GFX_FW_TYPE_RS64_MES GFX_FW_TYPE_RS64_MES_STACK GFX_FW_TYPE_RS64_KIQ GFX_FW_TYPE_RS64_KIQ_STACK GFX_FW_TYPE_ISP_DATA GFX_FW_TYPE_CP_MES_KIQ GFX_FW_TYPE_MES_KIQ_STACK GFX_FW_TYPE_UMSCH_DATA GFX_FW_TYPE_UMSCH_UCODE GFX_FW_TYPE_UMSCH_CMD_BUFFER GFX_FW_TYPE_USB_DP_COMBO_PHY GFX_FW_TYPE_RS64_PFP GFX_FW_TYPE_RS64_ME GFX_FW_TYPE_RS64_MEC GFX_FW_TYPE_RS64_PFP_P0_STACK GFX_FW_TYPE_RS64_PFP_P1_STACK GFX_FW_TYPE_RS64_ME_P0_STACK GFX_FW_TYPE_RS64_ME_P1_STACK GFX_FW_TYPE_RS64_MEC_P0_STACK GFX_FW_TYPE_RS64_MEC_P1_STACK GFX_FW_TYPE_RS64_MEC_P2_STACK GFX_FW_TYPE_RS64_MEC_P3_STACK GFX_FW_TYPE_VPEC_FW1 GFX_FW_TYPE_VPEC_FW2 GFX_FW_TYPE_VPE GFX_FW_TYPE_JPEG_RAM GFX_FW_TYPE_P2S_TABLE GFX_FW_TYPE_MAX psp_gfx_cmd_load_ip_fw fw_phy_addr_lo fw_phy_addr_hi psp_gfx_cmd_save_restore_ip_fw save_fw save_restore_addr_lo save_restore_addr_hi psp_gfx_cmd_reg_prog psp_gfx_cmd_load_toc toc_phy_addr_lo toc_phy_addr_hi toc_size psp_gfx_cmd_boot_cfg boot_config boot_config_valid psp_gfx_cmd_sriov_spatial_part override_ips override_xcds_avail override_this_aid psp_gfx_cmd_config_sq_perfmon gfx_xcp_mask core_override reg_override perfmon_override psp_gfx_cmd_fb_memory_part psp_gfx_commands cmd_load_ta cmd_unload_ta cmd_invoke_cmd cmd_setup_tmr cmd_load_ip_fw cmd_save_restore_ip_fw cmd_setup_reg_prog cmd_setup_vmr cmd_load_toc cmd_spatial_part config_sq_perfmon cmd_memory_part psp_gfx_uresp_reserved psp_gfx_uresp_fwar_db_info fwar_db_addr_lo fwar_db_addr_hi psp_gfx_uresp_bootcfg psp_gfx_uresp fwar_db_info psp_gfx_resp fw_addr_lo fw_addr_hi tmr_size uresp psp_gfx_cmd_resp buf_version cmd_id resp_buf_addr_lo resp_buf_addr_hi resp_offset resp_buf_size psp_gfx_rb_frame cmd_buf_addr_lo cmd_buf_addr_hi cmd_buf_size fence_addr_lo fence_addr_hi fence_value sid_lo sid_hi frame_type TA_XGMI__MAX_CONNECTED_NODES TA_XGMI__MAX_PORT_NUM ta_xgmi_assigned_sdma_engine TA_XGMI_ASSIGNED_SDMA_ENGINE__NOT_ASSIGNED TA_XGMI_ASSIGNED_SDMA_ENGINE__SDMA0 TA_XGMI_ASSIGNED_SDMA_ENGINE__SDMA1 TA_XGMI_ASSIGNED_SDMA_ENGINE__SDMA2 TA_XGMI_ASSIGNED_SDMA_ENGINE__SDMA3 TA_XGMI_ASSIGNED_SDMA_ENGINE__SDMA4 TA_XGMI_ASSIGNED_SDMA_ENGINE__SDMA5 xgmi_connected_port_num dst_xgmi_port_num src_xgmi_port_num ta_securedisplay_buffer_size TA_SECUREDISPLAY_I2C_BUFFER_SIZE TA_SECUREDISPLAY_V2_I2C_BUFFER_SIZE psp_shared_mem_size PSP_ASD_SHARED_MEM_SIZE PSP_XGMI_SHARED_MEM_SIZE PSP_RAS_SHARED_MEM_SIZE PSP_HDCP_SHARED_MEM_SIZE PSP_DTM_SHARED_MEM_SIZE PSP_RAP_SHARED_MEM_SIZE PSP_SECUREDISPLAY_SHARED_MEM_SIZE ta_type_id TA_TYPE_XGMI TA_TYPE_RAS TA_TYPE_HDCP TA_TYPE_DTM TA_TYPE_RAP TA_TYPE_SECUREDISPLAY TA_TYPE_MAX_INDEX psp_ring_type PSP_RING_TYPE__INVALID PSP_RING_TYPE__UM PSP_RING_TYPE__KM psp_ring ring_type ring_mem ring_mem_mc_addr ring_mem_handle ring_wptr psp_reg_prog_id PSP_REG_IH_RB_CNTL PSP_REG_IH_RB_CNTL_RING1 PSP_REG_IH_RB_CNTL_RING2 PSP_REG_MMHUB_L1_TLB_CNTL PSP_REG_LAST psp_funcs wait_for_bootloader bootloader_load_kdb bootloader_load_spl bootloader_load_sysdrv bootloader_load_soc_drv bootloader_load_intf_drv bootloader_load_dbg_drv bootloader_load_ras_drv bootloader_load_ipkeymgr_drv bootloader_load_spdm_drv bootloader_load_sos ring_create ring_stop ring_destroy smu_reload_quirk mode1_reset mem_training ring_get_wptr ring_set_wptr load_usbc_pd_fw read_usbc_pd_fw update_spirom vbflash_stat fatal_error_recovery_quirk get_ras_capability is_aux_sos_load_required is_reload_needed reg_program_no_ring psp_context km_ring ta_funcs fw_pri_bo fw_pri_mc_addr fw_pri_buf sos_fw sos toc kdb spl soc_drv intf_drv dbg_drv ras_drv ipkeymgr_drv spdm_drv tmr_bo tmr_mc_addr asd_fw toc_fw cap_fw fence_buf_bo fence_buf_mc_addr fence_buf cmd_buf_bo cmd_buf_mc_addr cmd_buf_mem autoload_supported boot_time_tmr pmfw_centralized_cstate_management ta_fw ta_fw_version cap_fw_version cap_feature_version cap_ucode_size asd_context xgmi_context ras_context hdcp_context dtm_context rap_context securedisplay_context mem_train_ctx boot_cfg_bitmask sup_pd_fw_up sup_ifwi_up vbflash_tmp_buf vbflash_image_size vbflash_done fn_ta_initialize fn_ta_invoke fn_ta_terminate psp_xgmi_node_info num_hops is_sharing_enabled sdma_engine num_links psp_xgmi_topology_info num_nodes psp_bin_desc size_bytes ta_mem_context shared_bo shared_mc_addr shared_buf shared_mem_size ta_context resp_status mem_context bin_desc ta_load_type ta_type ta_cp_context psp_xgmi_context top_info supports_extended_data xgmi_ta_caps psp_ras_context psp_memory_training_init_flag PSP_MEM_TRAIN_NOT_SUPPORT PSP_MEM_TRAIN_SUPPORT PSP_MEM_TRAIN_INIT_FAILED PSP_MEM_TRAIN_RESERVE_SUCCESS PSP_MEM_TRAIN_INIT_SUCCESS psp_memory_training_context train_data_size sys_cache p2c_train_data_offset c2p_train_data_offset c2p_bo training_cnt enable_mem_training amdgpu_gds gds_compute_max_wave_id amdgpu_sync amdgpu_vmid pd_gpu_addr flushed_updates current_gpu_reset_count pasid_mapping amdgpu_vmid_mgr ids_lru reserved_use_count amdgpu_vm_level AMDGPU_VM_PDB2 AMDGPU_VM_PDB1 AMDGPU_VM_PDB0 AMDGPU_VM_PTB amdgpu_vm_bo_base vm_status amdgpu_vm eviction_lock evicting evicted_user relocated invalidated tlb_seq last_tlb_flush kfd_last_flushed_seq tlb_fence_context last_unlocked reserved_vmid use_cpu_for_update update_funcs process_info vm_list_node pd_phys_addr task_info lru_bulk_move is_compute_context fault_info amdgpu_vm_pte_funcs copy_pte_num_dw copy_pte write_pte set_pte_pde amdgpu_task_info process_name task_name amdgpu_vm_update_params pages_addr num_dw_left needs_flush allow_override tlb_flush_waitlist amdgpu_vm_update_funcs map_table amdgpu_bo_vm amdgpu_vm_fault_info amdgpu_mem_stats amdkfd_process_info vm_list_head kfd_bo_list userptr_valid_list userptr_inval_list n_vms eviction_fence evicted_bos restore_userptr_work block_mmu_notifications amdgpu_vm_manager id_mgr first_kfd_vmid concurrent_flush num_level fragment_size root_level vram_base_offset vm_pte_funcs vm_pte_scheds vm_pte_num_scheds prt_lock num_prt_users vm_update_mode pasids amdgpu_int_thermal_type THERMAL_TYPE_NONE THERMAL_TYPE_EXTERNAL THERMAL_TYPE_EXTERNAL_GPIO THERMAL_TYPE_RV6XX THERMAL_TYPE_RV770 THERMAL_TYPE_ADT7473_WITH_INTERNAL THERMAL_TYPE_EVERGREEN THERMAL_TYPE_SUMO THERMAL_TYPE_NI THERMAL_TYPE_SI THERMAL_TYPE_EMC2103_WITH_INTERNAL THERMAL_TYPE_CI THERMAL_TYPE_KV amdgpu_runpm_mode AMDGPU_RUNPM_NONE AMDGPU_RUNPM_PX AMDGPU_RUNPM_BOCO AMDGPU_RUNPM_BACO AMDGPU_RUNPM_BAMACO amdgpu_ps class2 vclk dclk vce_active vce_level ps_priv amdgpu_dpm_thermal min_temp max_temp max_edge_emergency_temp min_hotspot_temp max_hotspot_crit_temp max_hotspot_emergency_temp min_mem_temp max_mem_crit_temp max_mem_emergency_temp sw_ctf_threshold high_to_low amdgpu_clock_and_voltage_limits vddc vddci amdgpu_clock_array amdgpu_clock_voltage_dependency_entry amdgpu_clock_voltage_dependency_table leakage vddc1 vddc2 vddc3 amdgpu_cac_leakage_entry amdgpu_cac_leakage_table amdgpu_phase_shedding_limits_entry amdgpu_phase_shedding_limits_table amdgpu_uvd_clock_voltage_dependency_entry amdgpu_uvd_clock_voltage_dependency_table amdgpu_vce_clock_voltage_dependency_entry amdgpu_vce_clock_voltage_dependency_table amdgpu_ppm_table ppm_design cpu_core_number platform_tdp small_ac_platform_tdp platform_tdc small_ac_platform_tdc apu_tdp dgpu_tdp dgpu_ulv_power tj_max amdgpu_cac_tdp_table tdp configurable_tdp tdc battery_power_limit small_power_limit low_cac_leakage high_cac_leakage maximum_power_delivery_limit amdgpu_dpm_dynamic_state vddc_dependency_on_sclk vddci_dependency_on_mclk vddc_dependency_on_mclk mvdd_dependency_on_mclk vddc_dependency_on_dispclk uvd_clock_voltage_dependency_table vce_clock_voltage_dependency_table samu_clock_voltage_dependency_table acp_clock_voltage_dependency_table vddgfx_dependency_on_sclk valid_sclk_values valid_mclk_values max_clock_voltage_on_dc max_clock_voltage_on_ac mclk_sclk_ratio sclk_mclk_delta vddc_vddci_delta min_vddc_for_pcie_gen2 cac_leakage_table phase_shedding_limits_table ppm_table cac_tdp_table amdgpu_dpm_fan t_min t_med t_high pwm_min pwm_med pwm_high t_hyst cycle_delay t_max control_mode default_max_fan_pwm default_fan_output_sensitivity fan_output_sensitivity ucode_fan_control amdgpu_dpm num_ps current_ps requested_ps boot_ps uvd_ps num_of_vce_states vce_states user_state last_user_state platform_caps voltage_response_time backbias_response_time new_active_crtcs new_active_crtc_count current_active_crtcs current_active_crtc_count dyn_state fan tdp_limit near_tdp_limit near_tdp_limit_adjusted sq_ramping_threshold cac_leakage tdp_od_limit tdp_adjustment load_line_slope power_control thermal_active uvd_active forced_level amdgpu_smu_i2c_bus config_table_setting gfxclk_average_tau socclk_average_tau uclk_average_tau gfx_activity_average_tau mem_activity_average_tau socket_power_average_tau apu_socket_power_average_tau fclk_average_tau amdgpu_pm current_sclk current_mclk default_sclk default_mclk bus_locked int_thermal_type int_hwmon_dev no_fan fan_pulses_per_revolution fan_min_rpm fan_max_rpm dpm_enabled sysfs_initialized dpm pcie_gen_mask pcie_mlw_mask pm_display_cfg smu_prv_buffer_size smu_prv_buffer ac_power pp_feature smu_i2c ras_eeprom_i2c_bus fru_eeprom_i2c_bus pm_attr_list smu_debug_mask pp_force_state_enabled stable_pstate_ctx_lock stable_pstate_ctx config_table rpm_mode od_kobj_list od_feature_mask amdgpu_acp acp_cell acp_res acp_genpd amd_acp_private acp_pm_domain amdgpu_uvd_inst vcpu_bo saved_bo ring_enc amdgpu_uvd max_handles num_enc_rings num_uvd_inst address_64_bit use_ctx_buf harvest_config decode_image_width keyselect ib_bo amdgpu_vce fb_version img_size idle_mutex internal_dpg_state VCN_DPG_STATE__UNPAUSE VCN_DPG_STATE__PAUSE dpg_pause_state fw_based amdgpu_vcn_reg data0 ib_vmid ib_bar_low ib_bar_high ib_size gp_scratch8 scratch9 amdgpu_vcn_fw_shared log_offset amdgpu_vcn_inst ring_dec ras_poison_irq dpg_sram_bo pause_state dpg_sram_cpu_addr dpg_sram_gpu_addr dpg_sram_curr_addr dpg_enc_submission_cnt fw_shared aid_id vcn_config vcn_codec_disable_mask vcn_pg_lock indirect_sram vcn1_jpeg1_workaround pause_dpg_mode set_pg_state using_unified_queue amdgpu_vcn_ras amdgpu_vcn num_vcn_inst num_inst_per_aid ip_dump supported_reset per_inst_fw amdgpu_jpeg_reg jpeg_pitch amdgpu_jpeg_inst amdgpu_jpeg_ras amdgpu_jpeg num_jpeg_inst num_jpeg_rings jpeg_pg_lock amdgpu_hwip_reg_entry vpe_funcs get_reg_offset set_regs irq_init ring_init ring_start ring_fini amdgpu_vpe trap_irq cmdbuf_obj cmdbuf_gpu_addr cmdbuf_cpu_addr context_started num_instances collaborate_mode vpe_regs queue0_rb_rptr_lo queue0_rb_rptr_hi queue0_rb_wptr_lo queue0_rb_wptr_hi queue0_preempt dpm_enable dpm_pratio dpm_request_interval dpm_decision_threshold dpm_busy_clamp_threshold dpm_idle_clamp_threshold dpm_request_lv context_indicator UMSCH_SWIP_ENGINE_TYPE UMSCH_SWIP_ENGINE_TYPE_VCN0 UMSCH_SWIP_ENGINE_TYPE_VCN1 UMSCH_SWIP_ENGINE_TYPE_VCN UMSCH_SWIP_ENGINE_TYPE_VPE UMSCH_SWIP_ENGINE_TYPE_MAX UMSCH_CONTEXT_PRIORITY_LEVEL CONTEXT_PRIORITY_LEVEL_IDLE CONTEXT_PRIORITY_LEVEL_NORMAL CONTEXT_PRIORITY_LEVEL_FOCUS CONTEXT_PRIORITY_LEVEL_REALTIME CONTEXT_PRIORITY_NUM_LEVELS is_context_suspended collaboration_mode umsch_mm_add_queue_input process_id page_table_base_addr process_va_start process_va_end process_quantum process_csa_addr context_quantum context_csa_addr inprocess_context_priority context_global_priority_level doorbell_offset_0 doorbell_offset_1 engine_type mqd_addr h_context h_queue vm_context_cntl process_csa_array_index context_csa_array_index umsch_mm_remove_queue_input umsch_mm_funcs set_hw_resources add_queue remove_queue amdgpu_umsch_mm rb_wptr rb_rptr ucode_fw_obj ucode_fw_gpu_addr ucode_fw_ptr irq_start_addr uc_start_addr data_fw_obj data_fw_gpu_addr data_fw_ptr data_start_addr cmd_buf_obj cmd_buf_gpu_addr cmd_buf_ptr cmd_buf_curr_ptr wb_index sch_ctx_gpu_addr sch_ctx_cpu_addr vmid_mask_mm_vcn vmid_mask_mm_vpe engine_mask vcn0_hqd_mask vcn1_hqd_mask vcn_hqd_mask vpe_hqd_mask agdb_index mutex_hidden dbglog_bo log_cpu_addr log_gpu_addr task_barrier enter_turnstile exit_turnstile amdgpu_xgmi_link_speed XGMI_SPEED_16GT XGMI_SPEED_25GT XGMI_SPEED_32GT AMDGPU_XGMI_PSTATE_MIN AMDGPU_XGMI_PSTATE_MAX_VEGA20 AMDGPU_XGMI_PSTATE_UNKNOWN amdgpu_hive_info hive_id number_devices hive_lock hi_req_count hi_req_gpu ras_recovery reset_on_init_work requested_nps_mode amdgpu_reset_domain in_gpu_reset reset_res amdgpu_xgmi_ras amdgpu_xgmi node_segment_size physical_node_id num_physical_nodes connected_to_cpu amdgpu_memory_partition UNKNOWN_MEMORY_PARTITION_MODE AMDGPU_NPS1_PARTITION_MODE AMDGPU_NPS2_PARTITION_MODE AMDGPU_NPS3_PARTITION_MODE AMDGPU_NPS4_PARTITION_MODE AMDGPU_NPS6_PARTITION_MODE AMDGPU_NPS8_PARTITION_MODE amdgpu_gmc_fault timestamp_expiry amdgpu_vmhub_funcs print_l2_protection_fault_status get_invalidate_req amdgpu_vmhub ctx0_ptb_addr_lo32 ctx0_ptb_addr_hi32 vm_inv_eng0_sem vm_inv_eng0_req vm_inv_eng0_ack vm_context0_cntl vm_l2_pro_fault_status vm_l2_pro_fault_cntl ctx_distance ctx_addr_distance eng_distance eng_addr_distance vm_cntx_cntl vm_cntx_cntl_vm_fault vm_l2_bank_select_reserved_cid2 vm_contexts_disable sdma_invalidation_workaround vmhub_funcs amdgpu_gmc_funcs flush_gpu_tlb flush_gpu_tlb_pasid emit_flush_gpu_tlb emit_pasid_mapping set_prt map_mtype get_vm_pde get_vm_pte override_vm_pte_flags get_vbios_fb_size get_dcc_alignment query_mem_partition_mode request_mem_partition_mode need_reset_on_init amdgpu_bo_va_mapping bo_va numa amdgpu_mem_partition_info amdgpu_gmc aper_size aper_base mc_vram_size visible_vram_size agp_size agp_start agp_end gart_size gart_start gart_end vram_start vram_end fb_start fb_end real_vram_size vram_mtrr mc_mask vram_vendor prt_warning sdpif_register shared_aperture_start shared_aperture_end private_aperture_start private_aperture_end translate_further vm_fault_info vm_fault_info_updated fault_ring fault_hash tmz_enabled is_app_apu mem_partitions num_mem_partitions gmc_funcs supported_nps_modes reset_flags xgmi ecc_irq noretry vmid0_page_table_block_size vmid0_page_table_depth pdb0_bo ptr_pdb0 mall_size m_half_use num_umc VM_L2_CNTL VM_L2_CNTL2 VM_DUMMY_PAGE_FAULT_CNTL VM_DUMMY_PAGE_FAULT_ADDR_LO32 VM_DUMMY_PAGE_FAULT_ADDR_HI32 VM_L2_PROTECTION_FAULT_CNTL VM_L2_PROTECTION_FAULT_CNTL2 VM_L2_PROTECTION_FAULT_MM_CNTL3 VM_L2_PROTECTION_FAULT_MM_CNTL4 VM_L2_PROTECTION_FAULT_ADDR_LO32 VM_L2_PROTECTION_FAULT_ADDR_HI32 VM_DEBUG VM_L2_MM_GROUP_RT_CLASSES VM_L2_BANK_SELECT_RESERVED_CID VM_L2_BANK_SELECT_RESERVED_CID2 VM_L2_CACHE_PARITY_CNTL VM_L2_IH_LOG_CNTL VM_CONTEXT_CNTL VM_CONTEXT_PAGE_TABLE_BASE_ADDR_LO32 VM_CONTEXT_PAGE_TABLE_BASE_ADDR_HI32 VM_CONTEXT_PAGE_TABLE_START_ADDR_LO32 VM_CONTEXT_PAGE_TABLE_START_ADDR_HI32 VM_CONTEXT_PAGE_TABLE_END_ADDR_LO32 VM_CONTEXT_PAGE_TABLE_END_ADDR_HI32 MC_VM_MX_L1_TLB_CNTL noretry_flags flush_tlb_needs_extra_type_0 flush_tlb_needs_extra_type_2 flush_pasid_uses_kiq amdgpu_sdma_instance burst_nop sdma_fw_obj sdma_fw_gpu_addr sdma_fw_ptr engine_reset_mutex gfx_guilty page_guilty amdgpu_sdma_ras amdgpu_sdma illegal_inst_irq vm_hole_irq doorbell_invalid_irq pool_timeout_irq srbm_write_irq ctxt_empty_irq sdma_mask has_page_queue reset_callback_list amdgpu_lsdma amdgpu_lsdma_funcs copy_mem fill_mem update_memory_power_gating amdgpu_nbio ras_controller_irq ras_err_event_athub_irq amdgpu_hdp_ras amdgpu_hdp_funcs flush_hdp invalidate_hdp update_clock_gating amdgpu_hdp adaptive_sync_type ADAPTIVE_SYNC_TYPE_NONE ADAPTIVE_SYNC_TYPE_DP FREESYNC_TYPE_PCON_IN_WHITELIST FREESYNC_TYPE_PCON_NOT_IN_WHITELIST ADAPTIVE_SYNC_TYPE_EDP common_irq_params previous_timestamp dm_compressor_info bo_ptr dmub_notify_interrupt_callback_t dmub_notification amdgpu_display_manager dmub_notify dmub_callback dmub_thread_offload dmub_fb_info dmub_fw dmub_bo dmub_bo_gpu_addr dmub_bo_cpu_addr dmcub_fw_version display_indexes_num atomic_obj dc_lock audio_lock audio_component audio_registered irq_handler_list_low_tab irq_handler_list_high_tab pflip_params vblank_params vline0_params vupdate_params dmub_trace_params dmub_outbox_params irq_handler_list_table_lock backlight_dev backlight_link num_of_edps backlight_caps freesync_module hdcp_workqueue vblank_control_workqueue idle_workqueue cached_state cached_dc_state fw_dmcu dmcu_fw_version soc_bounding_box active_vblank_irq_count hpd_rx_offload_wq mst_encoders force_timing_sync disable_hpd_irq dmcub_trace_event_en da_list dmub_aux_transfer_done delayed_hpd_wq actual_brightness aux_hpd_discon_quirk edp0_on_dp1_quirk dpia_aux_lock bb_from_dmub oem_i2c amdgpu_dm_luminance_data luminance input_signal amdgpu_dm_backlight_caps ext_caps aux_min_input_signal aux_max_input_signal min_input_signal max_input_signal caps_valid aux_support ac_level dc_level data_points luminance_data hpd_rx_irq_offload_work_queue offload_lock is_handling_link_loss is_handling_mst_msg_rdy_event aconnector amdgpu_dm_connector connector_id bl_idx num_modes dc_sink dc_em_sink mst_mgr dm_dp_aux mst_output_port mst_root dsc_aux mst_local_bw vc_full_pbn handle_mst_msg_ready audio_inst hpd_lock fake_enable force_yuv420_output dsc_settings mst_downstream_port_present freesync_vid_base sr_skip_count disallow_edp_enter_psr mst_status timing_changed timing_requested pack_sdp_v1_3 as_type vsdb_info dmub_srv_fb_info drm_audio_component dc_state dml2_soc_bb dsc_clock_force_state DSC_CLK_FORCE_DEFAULT DSC_CLK_FORCE_ENABLE DSC_CLK_FORCE_DISABLE dsc_preferred_settings dsc_force_enable dsc_num_slices_v dsc_num_slices_h dsc_bits_per_pixel dsc_force_disable_passthrough amdgpu_hdmi_vsdb_info amd_vsdb_version freesync_supported min_refresh_rate_hz max_refresh_rate_hz replay_mode cec_notifier amd_sriov_ucode_engine_id AMD_SRIOV_UCODE_ID_VCE AMD_SRIOV_UCODE_ID_UVD AMD_SRIOV_UCODE_ID_MC AMD_SRIOV_UCODE_ID_ME AMD_SRIOV_UCODE_ID_PFP AMD_SRIOV_UCODE_ID_CE AMD_SRIOV_UCODE_ID_RLC AMD_SRIOV_UCODE_ID_RLC_SRLC AMD_SRIOV_UCODE_ID_RLC_SRLG AMD_SRIOV_UCODE_ID_RLC_SRLS AMD_SRIOV_UCODE_ID_MEC AMD_SRIOV_UCODE_ID_MEC2 AMD_SRIOV_UCODE_ID_SOS AMD_SRIOV_UCODE_ID_ASD AMD_SRIOV_UCODE_ID_TA_RAS AMD_SRIOV_UCODE_ID_TA_XGMI AMD_SRIOV_UCODE_ID_SMC AMD_SRIOV_UCODE_ID_SDMA AMD_SRIOV_UCODE_ID_SDMA2 AMD_SRIOV_UCODE_ID_VCN AMD_SRIOV_UCODE_ID_DMCU AMD_SRIOV_UCODE_ID__MAX block_umc block_sdma block_gfx block_mmhub block_athub block_pcie_bif block_hdp block_xgmi_wafl block_df block_smn block_sem block_mp0 block_mp1 block_fuse block_mca block_vcn block_jpeg block_ih block_mpio poison_propogation_mode amd_sriov_ras_caps amd_sriov_msg_pf2vf_info_header amd_sriov_msg_vf2pf_info_header amd_sriov_ras_telemetry_gpu_block RAS_TELEMETRY_GPU_BLOCK_UMC RAS_TELEMETRY_GPU_BLOCK_SDMA RAS_TELEMETRY_GPU_BLOCK_GFX RAS_TELEMETRY_GPU_BLOCK_MMHUB RAS_TELEMETRY_GPU_BLOCK_ATHUB RAS_TELEMETRY_GPU_BLOCK_PCIE_BIF RAS_TELEMETRY_GPU_BLOCK_HDP RAS_TELEMETRY_GPU_BLOCK_XGMI_WAFL RAS_TELEMETRY_GPU_BLOCK_DF RAS_TELEMETRY_GPU_BLOCK_SMN RAS_TELEMETRY_GPU_BLOCK_SEM RAS_TELEMETRY_GPU_BLOCK_MP0 RAS_TELEMETRY_GPU_BLOCK_MP1 RAS_TELEMETRY_GPU_BLOCK_FUSE RAS_TELEMETRY_GPU_BLOCK_MCA RAS_TELEMETRY_GPU_BLOCK_VCN RAS_TELEMETRY_GPU_BLOCK_JPEG RAS_TELEMETRY_GPU_BLOCK_IH RAS_TELEMETRY_GPU_BLOCK_MPIO RAS_TELEMETRY_GPU_BLOCK_COUNT ce_overflow_count ue_overflow_count de_overflow_count amd_sriov_ras_telemetry_error_count amdgpu_mm_table amdgpu_vf_error_buffer amdgpu_virt_ops req_full_gpu rel_full_gpu req_init_data reset_gpu ready_to_reset wait_reset trans_msg ras_poison_handler rcvd_ras_intr req_ras_err_count req_ras_cper_dump idh_request amdgpu_virt_fw_reserve p_pf2vf p_vf2pf ras_telemetry checksum_key amdgpu_virt_ras_err_handler_data bps_bo last_reserved amdgpu_virt_ras ras_error_cnt_rs ras_cper_dump_rs ras_telemetry_mutex cper_rptr amdgpu_virt csa_obj csa_cpu_addr chained_ib_support reg_val_offs ack_irq rcv_irq flr_work mm_table vf_errors fw_reserve gim_feature reg_access_mode req_init_data_ver tdr_debug virt_eh_data ras_init_done reg_access vf2pf_work vf2pf_update_interval_ms vf2pf_update_retry_cnt is_mm_bw_enabled decode_max_dimension_pixels decode_max_frame_pixels encode_max_dimension_pixels encode_max_frame_pixels autoload_ucode_id rlcg_reg_lock ras_en_caps ras_telemetry_en_caps count_cache AMDGPU_MES_CTX_RPTR_OFFS AMDGPU_MES_CTX_WPTR_OFFS AMDGPU_MES_CTX_FENCE_OFFS AMDGPU_MES_CTX_COND_EXE_OFFS AMDGPU_MES_CTX_TRAIL_FENCE_OFFS AMDGPU_MES_CTX_MAX_OFFS amdgpu_bo_va last_pt_update invalids valids is_xgmi queue_refcount amdgpu_gart num_gpu_pages num_cpu_pages gart_pte_flags amdgpu_doorbell num_kernel_doorbells kernel_doorbells vcn_ring0_1 vcn_ring2_3 vcn_ring4_5 vcn_ring6_7 uvd_ring0_1 uvd_ring2_3 uvd_ring4_5 uvd_ring6_7 vce_ring0_1 vce_ring2_3 vce_ring4_5 vce_ring6_7 uvd_vce amdgpu_doorbell_index mec_ring0 mec_ring1 mec_ring2 mec_ring3 mec_ring4 mec_ring5 mec_ring6 mec_ring7 userqueue_start userqueue_end gfx_ring0 gfx_ring1 gfx_userqueue_start gfx_userqueue_end mes_ring0 mes_ring1 vpe_ring first_non_cp last_non_cp max_assignment xcc_doorbell_range drm_client_funcs drm_client_dev modeset_mutex modesets hotplug_pending hotplug_failed kgd_mem validate_list mapped_to_gpu_memory gem_handle aql_queue is_imported amdgpu_amdkfd_fence svm_bo svm_range_bo amdgpu_kfd_dev vram_used vram_used_aligned init_complete kfd_dev amdgpu_mes_priority_level AMDGPU_MES_PRIORITY_LEVEL_LOW AMDGPU_MES_PRIORITY_LEVEL_NORMAL AMDGPU_MES_PRIORITY_LEVEL_MEDIUM AMDGPU_MES_PRIORITY_LEVEL_HIGH AMDGPU_MES_PRIORITY_LEVEL_REALTIME AMDGPU_MES_PRIORITY_NUM_LEVELS amdgpu_mes_pipe AMDGPU_MES_SCHED_PIPE AMDGPU_MES_KIQ_PIPE AMDGPU_MAX_MES_PIPES amdgpu_mes pasid_idr gang_id_idr queue_id_idr doorbell_ida queue_id_lock sched_version kiq_version enable_legacy_queue_map total_max_queue max_doorbell_slices default_process_quantum default_gang_quantum eop_gpu_obj vmid_mask_gfxhub vmid_mask_mmhub gfx_hqd_mask compute_hqd_mask sdma_hqd_mask aggregated_doorbells sch_ctx_offs sch_ctx_ptr query_status_fence_offs query_status_fence_gpu_addr query_status_fence_ptr kiq_hw_init kiq_hw_fini db_start_dw_offset num_mes_dbs doorbell_bitmap event_log_size event_log_gpu_obj event_log_gpu_addr event_log_cpu_addr resource_1 resource_1_gpu_addr resource_1_addr amdgpu_mes_funcs add_hw_queue remove_hw_queue map_legacy_queue unmap_legacy_queue suspend_gang resume_gang misc_op reset_legacy_queue reset_hw_queue mes_add_queue_input process_context_addr gang_quantum gang_context_addr inprocess_gang_priority gang_global_priority_level doorbell_offset wptr_mc_addr queue_type tba_addr tma_addr trap_en skip_process_ctx_clear is_kfd_process is_aql_queue exclusively_scheduled mes_remove_queue_input mes_reset_queue_input use_mmio me_id pipe_id mes_map_legacy_queue_input mes_unmap_legacy_queue_input trail_fence_addr trail_fence_data mes_suspend_gang_input suspend_all_gangs suspend_fence_addr suspend_fence_value mes_resume_gang_input resume_all_gangs mes_reset_legacy_queue_input mes_misc_opcode MES_MISC_OP_WRITE_REG MES_MISC_OP_READ_REG MES_MISC_OP_WRM_REG_WAIT MES_MISC_OP_WRM_REG_WR_WAIT MES_MISC_OP_SET_SHADER_DEBUGGER MES_MISC_OP_CHANGE_CONFIG buffer_addr reg0 single_memop single_alu_op process_ctx_flush u32all spi_gdbg_per_vmid_cntl tcp_watch_cntl limit_single_process enable_hws_logging_buffer tdr_level tdr_delay tdr_config wrm_reg set_shader_debugger change_config mes_misc_op_input amdgpu_mca_ip AMDGPU_MCA_IP_UNKNOW AMDGPU_MCA_IP_PSP AMDGPU_MCA_IP_SDMA AMDGPU_MCA_IP_GC AMDGPU_MCA_IP_SMU AMDGPU_MCA_IP_MP5 AMDGPU_MCA_IP_UMC AMDGPU_MCA_IP_PCS_XGMI AMDGPU_MCA_IP_COUNT amdgpu_mca_error_type AMDGPU_MCA_ERROR_TYPE_UE AMDGPU_MCA_ERROR_TYPE_CE AMDGPU_MCA_ERROR_TYPE_DE amdgpu_mca_ras_block amdgpu_mca_ras mca_bank_set mca_bank_cache mca_set amdgpu_mca mp0 mp1 mpio mca_funcs mca_caches amdgpu_mca_smu_funcs max_ue_count max_ce_count mca_set_debug_mode mca_parse_mca_error_count mca_get_valid_mca_count mca_get_mca_entry mca_bank_info aid mcatype mca_bank_entry amdgpu_umc_ras err_cnt_init query_ras_poison_mode ecc_info_query_ras_error_count ecc_info_query_ras_error_address check_ecc_err_status update_ecc_status convert_ras_err_addr get_die_id_from_pa amdgpu_umc_funcs amdgpu_umc max_ras_err_cnt_per_query channel_inst_num umc_inst_num node_inst_num channel_offs retire_unit channel_idx_tbl amdgpu_mmhub_ras amdgpu_mmhub_funcs get_fb_location get_mc_fb_offset gart_enable set_fault_enable_default gart_disable set_clockgating get_clockgating setup_vm_pt_regs update_power_gating amdgpu_mmhub amdgpu_gfxhub_funcs get_xgmi_info utcl2_harvest mode2_save_regs mode2_restore_regs amdgpu_gfxhub amdgpu_df_hash_status hash_64k hash_2m hash_1g amdgpu_df_funcs enable_broadcast_mode get_fb_channel_number get_hbm_channel_number enable_ecc_force_par_wr_rmw pmc_start pmc_stop pmc_get_count get_fica set_fica amdgpu_df hash_status cper_aca_reg CPER_ACA_REG_CTL_LO CPER_ACA_REG_CTL_HI CPER_ACA_REG_STATUS_LO CPER_ACA_REG_STATUS_HI CPER_ACA_REG_ADDR_LO CPER_ACA_REG_ADDR_HI CPER_ACA_REG_MISC0_LO CPER_ACA_REG_MISC0_HI CPER_ACA_REG_CONFIG_LO CPER_ACA_REG_CONFIG_HI CPER_ACA_REG_IPID_LO CPER_ACA_REG_IPID_HI CPER_ACA_REG_SYND_LO CPER_ACA_REG_SYND_HI CPER_ACA_REG_COUNT amdgpu_cper cper_lock ring_buf amdgpu_seq64 sbo num_sem cpu_base_addr amdgpu_gpu_instance mgpu_fan_enabled amdgpu_mgpu_info gpu_ins num_gpu num_dgpu num_apu amdgpu_watchdog_timer timeout_fatal_disable amdgpu_ip_block_status late_initialized hang amdgpu_clock ppll spll mpll default_dispclk current_dispclk dp_extclk max_pixel_clock amdgpu_sa_manager cpu_ptr amdgpu_wb wb_obj num_wb amd_reset_method AMD_RESET_METHOD_NONE AMD_RESET_METHOD_LEGACY AMD_RESET_METHOD_MODE0 AMD_RESET_METHOD_MODE1 AMD_RESET_METHOD_MODE2 AMD_RESET_METHOD_BACO AMD_RESET_METHOD_PCI AMD_RESET_METHOD_ON_INIT amdgpu_video_codec_info codec_type max_pixels_per_frame amdgpu_video_codecs codec_count codec_array amdgpu_asic_funcs read_disabled_bios read_bios_from_rom set_vga_state reset_method get_xclk set_uvd_clocks set_vce_clocks get_pcie_lanes set_pcie_lanes get_config_memsize need_full_reset init_doorbell_index get_pcie_usage supports_baco pre_asic_init update_umd_stable_pstate query_video_codecs encode_ext_smn_addressing get_reg_state amdgpu_mem_scratch robj amdgpu_rreg_t amdgpu_wreg_t amdgpu_rreg_ext_t amdgpu_wreg_ext_t amdgpu_rreg64_t amdgpu_wreg64_t amdgpu_rreg64_ext_t amdgpu_wreg64_ext_t amdgpu_block_rreg_t amdgpu_block_wreg_t amdgpu_mmio_remap amd_hw_ip_block_type GC_HWIP HDP_HWIP SDMA0_HWIP SDMA1_HWIP SDMA2_HWIP SDMA3_HWIP SDMA4_HWIP SDMA5_HWIP SDMA6_HWIP SDMA7_HWIP LSDMA_HWIP MMHUB_HWIP ATHUB_HWIP NBIO_HWIP MP0_HWIP MP1_HWIP UVD_HWIP VCN_HWIP JPEG_HWIP VCN1_HWIP VCE_HWIP VPE_HWIP DF_HWIP DCE_HWIP OSSSYS_HWIP SMUIO_HWIP PWR_HWIP NBIF_HWIP THM_HWIP CLK_HWIP UMC_HWIP RSMU_HWIP XGMI_HWIP DCI_HWIP PCIE_HWIP ISP_HWIP MAX_HWIP amdgpu_ip_map_info dev_inst logical_to_dev_inst logical_to_dev_mask amd_powerplay pp_handle pp_funcs amdgpu_mqd_prop hqd_base_gpu_addr hqd_pipe_priority hqd_queue_priority allow_tunneling hqd_active amdgpu_mqd init_mqd amdgpu_init_lvl_id AMDGPU_INIT_LEVEL_DEFAULT AMDGPU_INIT_LEVEL_MINIMAL_XGMI AMDGPU_INIT_LEVEL_RESET_RECOVERY amdgpu_init_level hwini_ip_block_mask last_update_us accum_us accum_us_vis log2_max_MBps amdgpu_isolation spearhead amdgpu_fru_info amdgpu_reset_control reset_handlers active_reset get_reset_handler async_reset ip_discovery_top AMDGPU_RESET_SRCS AMDGPU_RESET_SRC_UNKNOWN AMDGPU_RESET_SRC_JOB AMDGPU_RESET_SRC_RAS AMDGPU_RESET_SRC_MES AMDGPU_RESET_SRC_HWS AMDGPU_RESET_SRC_USER amdgpu_reset_context reset_req_dev reset_device_list amdgpu_reset_handler prepare_env prepare_hwcontext perform_reset restore_hwcontext restore_env amdgpu_reset_domain_type SINGLE_DEVICE XGMI_HIVE AMDGPU_DEBUG_MASK AMDGPU_DEBUG_VM AMDGPU_DEBUG_LARGEBAR AMDGPU_DEBUG_DISABLE_GPU_SOFT_RECOVERY AMDGPU_DEBUG_USE_VRAM_FW_BUF AMDGPU_DEBUG_ENABLE_RAS_ACA AMDGPU_DEBUG_ENABLE_EXP_RESETS AMDGPU_DEBUG_DISABLE_GPU_RING_RESET AMDGPU_DEBUG_SMU_POOL fpriv get_modes detect_ctx mode_valid_ctx atomic_best_encoder prepare_writeback_job cleanup_writeback_job enable_hpd disable_hpd atomic_commit_tail atomic_commit_setup prepare_fb cleanup_fb begin_fb_access end_fb_access atomic_update atomic_enable atomic_disable atomic_async_check atomic_async_update get_scanout_buffer panic_flush mode_fixup mode_set mode_set_nofb mode_set_base mode_set_base_atomic atomic_begin atomic_flush get_scanout_position atomic_mode_set mode_set_atomic LEAVE_ATOMIC_MODE_SET ENTER_ATOMIC_MODE_SET drm_scanout_buffer drm_sched_init_args amdgpu_sysfs_reg_offset AMDGPU_SYS_REG_STATE_XGMI AMDGPU_SYS_REG_STATE_WAFL AMDGPU_SYS_REG_STATE_PCIE AMDGPU_SYS_REG_STATE_USR AMDGPU_SYS_REG_STATE_USR_1 AMDGPU_SYS_REG_STATE_END amd_apu_flags AMD_APU_IS_RAVEN AMD_APU_IS_RAVEN2 AMD_APU_IS_PICASSO AMD_APU_IS_RENOIR AMD_APU_IS_GREEN_SARDINE AMD_APU_IS_VANGOGH AMD_APU_IS_CYAN_SKILLFISH2 amd_harvest_ip_mask AMD_HARVEST_IP_VCN_MASK AMD_HARVEST_IP_JPEG_MASK AMD_HARVEST_IP_DMU_MASK cmd_table data_table iio data_block fb_base divmul io_attr reg_block cs_equal cs_above scratch_size_bytes vbios_pn vbios_ver_str mc_write mc_read pll_write pll_read common_firmware_header header_size_bytes header_version_major header_version_minor ip_version_major ip_version_minor ucode_version ucode_size_bytes ucode_array_offset_bytes gpu_info_firmware_v1_0 gc_num_se gc_num_cu_per_sh gc_num_sh_per_se gc_num_rb_per_se gc_num_tccs gc_num_gprs gc_num_max_gs_thds gc_gs_table_depth gc_gsprim_buff_depth gc_parameter_cache_depth gc_double_offchip_lds_buffer gc_wave_size gc_max_waves_per_simd gc_max_scratch_slots_per_cu gc_lds_size gpu_info_firmware_v1_1 v1_0 gpu_info_firmware_v1_2 v1_1 gpu_info_firmware_header_v1_0 version_major amdgpu_ucode_required AMDGPU_UCODE_OPTIONAL AMDGPU_UCODE_REQUIRED gfx_change_state sGpuChangeState_D0Entry sGpuChangeState_D3Entry ip_power_state POWER_STATE_UNKNOWN POWER_STATE_ON POWER_STATE_OFF error_log_collect host_load_ucodes host_flr_vramlost mm_bw_management pp_one_vf_mode reg_indirect_acc av1_support vcn_rb_decouple mes_info_dump_enable ras_caps ras_cper amd_sriov_msg_feature_flags vf_reg_access_ih vf_reg_access_mmhub vf_reg_access_gc vf_reg_access_l1_tlb_cntl amd_sriov_reg_access_flags fcn asic_7 time_low time_mid time_high clk_seq_hi variant clk_seq_low asic_6 asic_4 amd_sriov_msg_uuid_info asic_0 amd_sriov_msg_pf2vf_info hevc_enc_max_mb_per_second hevc_enc_max_mb_per_frame avc_enc_max_mb_per_second avc_enc_max_mb_per_frame mecfw_offset mecfw_size uvdfw_offset uvdfw_size vcefw_offset vcefw_size bp_block_offset_low bp_block_offset_high bp_block_size fcn_idx reg_access_flags uuid_info pcie_atomic_ops_support_flags gpu_capacity bdf_on_host more_bp AMDGIM_FEATURE_FLAG AMDGIM_FEATURE_ERROR_LOG_COLLECT AMDGIM_FEATURE_GIM_LOAD_UCODES AMDGIM_FEATURE_GIM_FLR_VRAMLOST AMDGIM_FEATURE_GIM_MM_BW_MGR AMDGIM_FEATURE_PP_ONE_VF AMDGIM_FEATURE_INDIRECT_REG_ACCESS AMDGIM_FEATURE_AV1_SUPPORT AMDGIM_FEATURE_VCN_RB_DECOUPLE AMDGIM_FEATURE_MES_INFO_ENABLE AMDGIM_FEATURE_RAS_CAPS AMDGIM_FEATURE_RAS_TELEMETRY AMDGIM_FEATURE_RAS_CPER amdgpu_ss AMDGPU_SS_DRV_LOAD AMDGPU_SS_DEV_D0 AMDGPU_SS_DEV_D3 AMDGPU_SS_DRV_UNLOAD product_number product_name manufacturer_name AMDGIM_ERROR_VF AMDGIM_ERROR_VF_ATOMBIOS_INIT_FAIL AMDGIM_ERROR_VF_NO_VBIOS AMDGIM_ERROR_VF_GPU_POST_ERROR AMDGIM_ERROR_VF_ATOMBIOS_GET_CLOCK_FAIL AMDGIM_ERROR_VF_FENCE_INIT_FAIL AMDGIM_ERROR_VF_AMDGPU_INIT_FAIL AMDGIM_ERROR_VF_IB_INIT_FAIL AMDGIM_ERROR_VF_AMDGPU_LATE_INIT_FAIL AMDGIM_ERROR_VF_ASIC_RESUME_FAIL AMDGIM_ERROR_VF_GPU_RESET_FAIL AMDGIM_ERROR_VF_TEST AMDGIM_ERROR_VF_MAX AMDGPU_RESET_FLAGS AMDGPU_NEED_FULL_RESET AMDGPU_SKIP_HW_RESET AMDGPU_SKIP_COREDUMP AMDGPU_HOST_FLR expected_value gang peer_adev reset_context device_list_handle notify_clients __work ip_block ip_block_version block_type reg_data acc_flags db_bo db_size drm_amdgpu_query_fw ip_instance dword_offset mode_crtc query_hw_ip read_mmr_reg query_fw vbios_info sensor_info video_cap drm_amdgpu_info return_pointer return_size drm_amdgpu_info_gds gds_gfx_partition_size compute_partition_size gds_total_size gws_per_gfx_partition gws_per_compute_partition oa_per_gfx_partition oa_per_compute_partition drm_amdgpu_info_vram_gtt vram_size vram_cpu_accessible_size gtt_size drm_amdgpu_heap_info total_heap_size usable_heap_size heap_usage max_allocation drm_amdgpu_memory_info vram cpu_accessible_vram gtt drm_amdgpu_info_firmware drm_amdgpu_info_vbios drm_amdgpu_info_device chip_rev external_rev pci_rev num_shader_engines num_shader_arrays_per_engine gpu_counter_freq cu_active_number cu_ao_mask cu_bitmap enabled_rb_pipes_mask num_rb_pipes num_hw_gfx_contexts pcie_gen ids_flags virtual_address_offset virtual_address_max virtual_address_alignment pte_fragment_size gart_page_size vram_bit_width vce_harvest_config gc_double_offchip_lds_buf prim_buf_gpu_addr pos_buf_gpu_addr cntl_sb_buf_gpu_addr param_buf_gpu_addr prim_buf_size pos_buf_size cntl_sb_buf_size param_buf_size num_shader_visible_vgprs num_cu_per_sh num_tcc_blocks max_gs_waves_per_vgt pcie_num_lanes cu_ao_bitmap high_va_offset high_va_max tcp_cache_size num_sqc_per_wgp sqc_data_cache_size sqc_inst_cache_size gl1c_cache_size gl2c_cache_size enabled_rb_pipes_mask_hi drm_amdgpu_info_hw_ip hw_ip_version_major hw_ip_version_minor capabilities_flags ib_start_alignment ib_size_alignment available_rings ip_discovery_version drm_amdgpu_info_num_handles uvd_max_handles uvd_used_handles drm_amdgpu_info_vce_clock_table_entry eclk drm_amdgpu_info_vce_clock_table num_valid_entries drm_amdgpu_info_video_codec_info drm_amdgpu_info_video_caps codec_info drm_amdgpu_info_gpuvm_fault damage_clip damage_lock damage_work kernel_fb_list delayed_hotplug deferred_setup preferred_bpp amd_pp_sensors AMDGPU_PP_SENSOR_GFX_SCLK AMDGPU_PP_SENSOR_CPU_CLK AMDGPU_PP_SENSOR_VDDNB AMDGPU_PP_SENSOR_VDDGFX AMDGPU_PP_SENSOR_UVD_VCLK AMDGPU_PP_SENSOR_UVD_DCLK AMDGPU_PP_SENSOR_VCE_ECCLK AMDGPU_PP_SENSOR_GPU_LOAD AMDGPU_PP_SENSOR_MEM_LOAD AMDGPU_PP_SENSOR_GFX_MCLK AMDGPU_PP_SENSOR_GPU_TEMP AMDGPU_PP_SENSOR_EDGE_TEMP AMDGPU_PP_SENSOR_HOTSPOT_TEMP AMDGPU_PP_SENSOR_MEM_TEMP AMDGPU_PP_SENSOR_VCE_POWER AMDGPU_PP_SENSOR_UVD_POWER AMDGPU_PP_SENSOR_GPU_AVG_POWER AMDGPU_PP_SENSOR_GPU_INPUT_POWER AMDGPU_PP_SENSOR_SS_APU_SHARE AMDGPU_PP_SENSOR_SS_DGPU_SHARE AMDGPU_PP_SENSOR_STABLE_PSTATE_SCLK AMDGPU_PP_SENSOR_STABLE_PSTATE_MCLK AMDGPU_PP_SENSOR_ENABLED_SMC_FEATURES_MASK AMDGPU_PP_SENSOR_MIN_FAN_RPM AMDGPU_PP_SENSOR_MAX_FAN_RPM AMDGPU_PP_SENSOR_VCN_POWER_STATE AMDGPU_PP_SENSOR_PEAK_PSTATE_SCLK AMDGPU_PP_SENSOR_PEAK_PSTATE_MCLK AMDGPU_PP_SENSOR_VCN_LOAD ta_fw_type TA_FW_TYPE_UNKOWN TA_FW_TYPE_PSP_ASD TA_FW_TYPE_PSP_XGMI TA_FW_TYPE_PSP_RAS TA_FW_TYPE_PSP_HDCP TA_FW_TYPE_PSP_DTM TA_FW_TYPE_PSP_RAP TA_FW_TYPE_PSP_SECUREDISPLAY TA_FW_TYPE_PSP_XGMI_AUX TA_FW_TYPE_MAX_INDEX amdgpu_bo_list_entry user_pages user_invalidated amdgpu_bo_list gds_obj gws_obj oa_obj first_userptr bo_list_mutex drm_client_buffer gem fb_width fb_height surface_width surface_height surface_bpp surface_depth drm_fb_helper_funcs fb_dirty fb_restore fw_info no_intr frac_fb_div whole_fb_div fb_div atom_clock_dividers ref_div enable_post_div enable_dithen vco_mode real_clock post_divider USHORT ULONG UCHAR _ATOM_COMMON_TABLE_HEADER usStructureSize ucTableFormatRevision ucTableContentRevision ATOM_COMMON_TABLE_HEADER _COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS ulClock ucAction ucReserved ucFbDiv ucPostDiv _COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V2 usFbDiv _ATOM_COMPUTE_CLOCK_FREQ ulClockFreq ulComputeClockFlag ATOM_COMPUTE_CLOCK_FREQ _ATOM_S_MPLL_FB_DIVIDER usFbDivFrac ATOM_S_MPLL_FB_DIVIDER ulClockParams ulFbDiv _COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V3 ucRefDiv ucCntlFlag _COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V4 COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V4 ucInputFlag _COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V5 _COMPUTE_GPU_CLOCK_INPUT_PARAMETERS_V1_6 ulReserved _COMPUTE_GPU_CLOCK_OUTPUT_PARAMETERS_V1_6 ucPllRefDiv ucPllPostDiv ucPllCntlFlag _ATOM_FIRMWARE_CAPABILITY FirmwarePosted DualCRTC_Support ExtendedDesktopSupport MemoryClockSS_Support EngineClockSS_Support GPUControlsBL WMI_SUPPORT PPMode_Assigned HyperMemory_Support HyperMemory_Size PostWithoutModeSet SCL2Redefined Reserved ATOM_FIRMWARE_CAPABILITY _ATOM_FIRMWARE_CAPABILITY_ACCESS sbfAccess susAccess ATOM_FIRMWARE_CAPABILITY_ACCESS _ATOM_FIRMWARE_INFO sHeader ulFirmwareRevision ulDefaultEngineClock ulDefaultMemoryClock ulDriverTargetEngineClock ulDriverTargetMemoryClock ulMaxEngineClockPLL_Output ulMaxMemoryClockPLL_Output ulMaxPixelClockPLL_Output ulASICMaxEngineClock ulASICMaxMemoryClock ucASICMaxTemperature ucPadding aulReservedForBIOS usMinEngineClockPLL_Input usMaxEngineClockPLL_Input usMinEngineClockPLL_Output usMinMemoryClockPLL_Input usMaxMemoryClockPLL_Input usMinMemoryClockPLL_Output usMaxPixelClock usMinPixelClockPLL_Input usMaxPixelClockPLL_Input usMinPixelClockPLL_Output usFirmwareCapability usReferenceClock usPM_RTS_Location ucPM_RTS_StreamSize ucDesign_ID ucMemoryModule_ID ATOM_FIRMWARE_INFO _ATOM_FIRMWARE_INFO_V1_2 ucMinAllowedBL_Level ulMinPixelClockPLL_Output ATOM_FIRMWARE_INFO_V1_2 _ATOM_FIRMWARE_INFO_V1_3 ul3DAccelerationEngineClock ATOM_FIRMWARE_INFO_V1_3 _ATOM_FIRMWARE_INFO_V1_4 usBootUpVDDCVoltage usLcdMinPixelClockPLL_Output usLcdMaxPixelClockPLL_Output ATOM_FIRMWARE_INFO_V1_4 _ATOM_FIRMWARE_INFO_V2_1 ulReserved1 ulReserved2 ulBinaryAlteredInfo ulDefaultDispEngineClkFreq ucReserved1 ulReserved4 usCoreReferenceClock usMemoryReferenceClock usUniphyDPModeExtClkFreq ucReserved4 ATOM_FIRMWARE_INFO_V2_1 _PRODUCT_BRANDING ucEMBEDDED_CAP ucBRANDING_ID PRODUCT_BRANDING _ATOM_FIRMWARE_INFO_V2_2 ulSPLL_OutputFreq ulGPUPLL_OutputFreq ucReserved3 ucRemoteDisplayConfig ucReserved5 ulReserved6 ulReserved7 usReserved11 usBootUpVDDCIVoltage ucCoolingSolution_ID ucProductBranding ucReserved9 usBootUpMVDDCVoltage usBootUpVDDGFXVoltage ulReserved10 ATOM_FIRMWARE_INFO_V2_2 _ATOM_INTEGRATED_SYSTEM_INFO ulBootUpEngineClock ulBootUpMemoryClock ulMaxSystemMemoryClock ulMinSystemMemoryClock ucNumberOfCyclesInPeriodHi ucLCDTimingSel usReserved1 usInterNBVoltageLow usInterNBVoltageHigh usFSBClock usCapabilityFlag usPCIENBCfgReg7 usK8MemoryClock usK8SyncStartDelay usK8DataReturnTime ucMaxNBVoltage ucMinNBVoltage ucMemoryType ucNumberOfCyclesInPeriod ucStartingPWM_HighTime ucHTLinkWidth ucMaxNBVoltageHigh ucMinNBVoltageHigh _ATOM_INTEGRATED_SYSTEM_INFO_V2 ulBootUpUMAClock ulBootUpSidePortClock ulMinSidePortClock ulSystemConfig ulBootUpReqDisplayVector ulOtherDisplayMisc ulDDISlot1Config ulDDISlot2Config ucUMAChannelNumber ucDockingPinBit ucDockingPinPolarity ulDockingPinCFGInfo ulCPUCapInfo usNumberOfCyclesInPeriod usMaxNBVoltage usMinNBVoltage usBootUpNBVoltage ulHTLinkFreq usMinHTLinkWidth usMaxHTLinkWidth usUMASyncStartDelay usUMADataReturnTime usLinkStatusZeroTime usDACEfuse ulHighVoltageHTLinkFreq ulLowVoltageHTLinkFreq usMaxUpStreamHTLinkWidth usMaxDownStreamHTLinkWidth usMinUpStreamHTLinkWidth usMinDownStreamHTLinkWidth usFirmwareVersion usFullT0Time ulReserved3 _ATOM_I2C_ID_CONFIG bfI2C_LineMux bfHW_EngineID bfHW_Capable ATOM_I2C_ID_CONFIG _ATOM_I2C_ID_CONFIG_ACCESS ucAccess ATOM_I2C_ID_CONFIG_ACCESS _ATOM_GPIO_I2C_ASSIGMENT usClkMaskRegisterIndex usClkEnRegisterIndex usClkY_RegisterIndex usClkA_RegisterIndex usDataMaskRegisterIndex usDataEnRegisterIndex usDataY_RegisterIndex usDataA_RegisterIndex sucI2cId ucClkMaskShift ucClkEnShift ucClkY_Shift ucClkA_Shift ucDataMaskShift ucDataEnShift ucDataY_Shift ucDataA_Shift ucReserved2 ATOM_GPIO_I2C_ASSIGMENT _ATOM_GPIO_I2C_INFO asGPIO_Info _ATOM_FIRMWARE_VRAM_RESERVE_INFO ulStartAddrUsedByFirmware usFirmwareUseInKb usReserved ATOM_FIRMWARE_VRAM_RESERVE_INFO _ATOM_VRAM_USAGE_BY_FIRMWARE asFirmwareVramReserveInfo _ATOM_GPIO_PIN_ASSIGNMENT usGpioPin_AIndex ucGpioPinBitShift ucGPIO_ID ATOM_GPIO_PIN_ASSIGNMENT _ATOM_GPIO_PIN_LUT asGPIO_Pin _ATOM_OBJECT_HEADER usDeviceSupport usConnectorObjectTableOffset usRouterObjectTableOffset usEncoderObjectTableOffset usProtectionObjectTableOffset usDisplayPathTableOffset ATOM_OBJECT_HEADER _ATOM_DISPLAY_OBJECT_PATH usDeviceTag usSize usConnObjectId usGPUObjectId usGraphicObjIds ATOM_DISPLAY_OBJECT_PATH _ATOM_DISPLAY_OBJECT_PATH_TABLE ucNumOfDispPath ucVersion asDispPath ATOM_DISPLAY_OBJECT_PATH_TABLE _ATOM_OBJECT usObjectID usSrcDstTableOffset usRecordOffset ATOM_OBJECT _ATOM_OBJECT_TABLE ucNumberOfObjects asObjects ATOM_OBJECT_TABLE _ATOM_SRC_DST_TABLE_FOR_ONE_OBJECT ucNumberOfSrc usSrcObjectID ucNumberOfDst usDstObjectID ATOM_SRC_DST_TABLE_FOR_ONE_OBJECT _ATOM_DP_CONN_CHANNEL_MAPPING ucDP_Lane0_Source ucDP_Lane1_Source ucDP_Lane2_Source ucDP_Lane3_Source ATOM_DP_CONN_CHANNEL_MAPPING _ATOM_DVI_CONN_CHANNEL_MAPPING ucDVI_DATA2_Source ucDVI_DATA1_Source ucDVI_DATA0_Source ucDVI_CLK_Source ATOM_DVI_CONN_CHANNEL_MAPPING ucChannelMapping asDPMapping asDVIMapping _EXT_DISPLAY_PATH usDeviceACPIEnum usDeviceConnector ucExtAUXDDCLutIndex ucExtHPDPINLutIndex usExtEncoderObjId ucChPNInvert usCaps EXT_DISPLAY_PATH _ATOM_EXTERNAL_DISPLAY_CONNECTION_INFO ucGuid sPath ucChecksum uc3DStereoPinId uceDPToLVDSRxId ucFixDPVoltageSwing ATOM_EXTERNAL_DISPLAY_CONNECTION_INFO _ATOM_COMMON_RECORD_HEADER ucRecordType ucRecordSize ATOM_COMMON_RECORD_HEADER _ATOM_I2C_RECORD sheader ucI2CAddr ATOM_I2C_RECORD _ATOM_HPD_INT_RECORD ucHPDIntGPIOID ucPlugged_PinState ATOM_HPD_INT_RECORD usHBR2Cap usHBR2En usEncoderCap _ATOM_ENCODER_CAP_RECORD ATOM_ENCODER_CAP_RECORD _ATOM_ROUTER_DDC_PATH_SELECT_RECORD ucMuxType ucMuxControlPin ucMuxState ATOM_ROUTER_DDC_PATH_SELECT_RECORD _ATOM_ROUTER_DATA_CLOCK_PATH_SELECT_RECORD ATOM_ROUTER_DATA_CLOCK_PATH_SELECT_RECORD _ATOM_GFX_INFO_V2_1 asHeader GfxIpMinVer GfxIpMajVer ATOM_GFX_INFO_V2_1 _ATOM_CLK_VOLT_CAPABILITY ulVoltageIndex ulMaximumSupportedCLK ATOM_CLK_VOLT_CAPABILITY _ATOM_CLK_VOLT_CAPABILITY_V2 usVoltageLevel ATOM_CLK_VOLT_CAPABILITY_V2 _ATOM_AVAILABLE_SCLK_LIST ulSupportedSCLK usVoltageIndex usVoltageID ATOM_AVAILABLE_SCLK_LIST _ATOM_INTEGRATED_SYSTEM_INFO_V6 ulDentistVCOFreq sDISPCLK_Voltage ulGPUCapInfo ulSB_MMIO_Base_Addr usRequestedPWMFreqInHz ucHtcTmpLmt ucHtcHystLmt ulMinEngineClock usNBP0Voltage usNBP1Voltage usExtDispConnInfoOffset usPanelRefreshRateRange ulCSR_M3_ARB_CNTL_DEFAULT ulCSR_M3_ARB_CNTL_UVD ulCSR_M3_ARB_CNTL_FS3D sAvail_SCLK ulGMCRestoreResetTime ulMinimumNClk ulIdleNClk ulDDR_DLL_PowerUpTime ulDDR_PLL_PowerUpTime usPCIEClkSSPercentage usPCIEClkSSType usLvdsSSPercentage usLvdsSSpreadRateIn10Hz usHDMISSPercentage usHDMISSpreadRateIn10Hz usDVISSPercentage usDVISSpreadRateIn10Hz SclkDpmBoostMargin SclkDpmThrottleMargin SclkDpmTdpLimitPG SclkDpmTdpLimitBoost ulBoostEngineCLock ulBoostVid_2bit EnableBoost GnbTdpLimit usMaxLVDSPclkFreqInSingleLink ucLvdsMisc ucLVDSReserved sExtDispConnInfo _ATOM_TDP_CONFIG_BITS uCTDP_Enable uCTDP_Value uTDP_Value uReserved ATOM_TDP_CONFIG_BITS _ATOM_TDP_CONFIG TDP_config TDP_config_all ATOM_TDP_CONFIG _ATOM_INTEGRATED_SYSTEM_INFO_V1_7 strVBIOSMsg asTdpConfig ucTravisLVDSVolAdjust ucLVDSPwrOnSeqDIGONtoDE_in4Ms ucLVDSPwrOnSeqDEtoVARY_BL_in4Ms ucLVDSPwrOffSeqVARY_BLtoDE_in4Ms ucLVDSPwrOffSeqDEtoDIGON_in4Ms ucLVDSOffToOnDelay_in4Ms ucLVDSPwrOnSeqVARY_BLtoBLON_in4Ms ucLVDSPwrOffSeqBLONtoVARY_BL_in4Ms ulLCDBitDepthControlVal ulNbpStateMemclkFreq usNBP2Voltage usNBP3Voltage ulNbpStateNClkFreq ucNBDPMEnable ucDPMState0VclkFid ucDPMState0DclkFid ucDPMState1VclkFid ucDPMState1DclkFid ucDPMState2VclkFid ucDPMState2DclkFid ucDPMState3VclkFid ucDPMState3DclkFid _ATOM_INTEGRATED_SYSTEM_INFO_V1_8 ulVBIOSMisc ulDISP_CLK2Freq usGPUReservedSysMemSize ulGPUReservedSysMemBaseAddrLo ulGPUReservedSysMemBaseAddrHi s5thDISPCLK_Voltage ulReserved5 ulPSPVersion usNBPStateVoltage usReserved2 _ATOM_I2C_REG_INFO ucI2cRegIndex ucI2cRegVal ATOM_I2C_REG_INFO _ATOM_INTEGRATED_SYSTEM_INFO_V1_9 ucExtHDMIReDrvSlvAddr ucExtHDMIReDrvRegNum asExtHDMIRegSetting sDispClkVoltageMapping ucEDPv1_4VSMode _ATOM_ASIC_SS_ASSIGNMENT ulTargetClockRange usSpreadSpectrumPercentage usSpreadRateInKhz ucClockIndication ucSpreadSpectrumMode ATOM_ASIC_SS_ASSIGNMENT _ATOM_ASIC_SS_ASSIGNMENT_V2 usSpreadRateIn10Hz ATOM_ASIC_SS_ASSIGNMENT_V2 _ATOM_ASIC_INTERNAL_SS_INFO asSpreadSpectrum _ATOM_ASIC_INTERNAL_SS_INFO_V2 _ATOM_ASIC_SS_ASSIGNMENT_V3 ATOM_ASIC_SS_ASSIGNMENT_V3 _ATOM_ASIC_INTERNAL_SS_INFO_V3 info_12 info_13 info_14 info_21 info_22 gfx_info igp_info info_2 info_6 info_7 info_8 info_9 asic_ss_info info_3 asic_ss_assignment get_clock_dividers v5 v6_in v6_out frev crev to_le backlight_level hung strobe_mode dividers amdgpu_encoder_atom_dig linkb coherent_mode dig_encoder lcd_misc panel_pwr_delay lcd_ss_id bl_dev dpms_mode panel_mode amdgpu_connector_atom_dig downstream_ports dp_sink_type dp_clock dp_lane_count edp_on amdgpu_connector_audio AMDGPU_AUDIO_DISABLE AMDGPU_AUDIO_ENABLE AMDGPU_AUDIO_AUTO amdgpu_connector_dither AMDGPU_FMT_DITHER_DISABLE AMDGPU_FMT_DITHER_ENABLE amdgpu_connector ddc_bus shared_ddc use_digital dac_load_detect detected_by_load detected_hpd_without_ddc connector_object_id router_bus dither pixelclock_for_modeset _ENABLE_DISP_POWER_GATING_PS_ALLOCATION ucDispPipeId ucEnable ENABLE_DISP_POWER_GATING_PS_ALLOCATION _BLANK_CRTC_PARAMETERS ucCRTC ucBlanking usBlackColorRCr usBlackColorGY usBlackColorBCb BLANK_CRTC_PARAMETERS _ENABLE_CRTC_PARAMETERS ENABLE_CRTC_PARAMETERS _SET_CRTC_OVERSCAN_PARAMETERS usOverscanRight usOverscanLeft usOverscanBottom usOverscanTop SET_CRTC_OVERSCAN_PARAMETERS _PIXEL_CLOCK_PARAMETERS usPixelClock usRefDiv ucFracFbDiv ucPpll ucRefDivSrc PIXEL_CLOCK_PARAMETERS _PIXEL_CLOCK_PARAMETERS_V2 ucMiscInfo PIXEL_CLOCK_PARAMETERS_V2 ucEncoderMode ucDVOConfig _PIXEL_CLOCK_PARAMETERS_V3 ucTransmitterId PIXEL_CLOCK_PARAMETERS_V3 _PIXEL_CLOCK_PARAMETERS_V5 ucTransmitterID ulFbDivDecFrac PIXEL_CLOCK_PARAMETERS_V5 _CRTC_PIXEL_CLOCK_FREQ ulPixelClock CRTC_PIXEL_CLOCK_FREQ ulCrtcPclkFreq ulDispEngClkFreq _PIXEL_CLOCK_PARAMETERS_V6 PIXEL_CLOCK_PARAMETERS_V6 _PIXEL_CLOCK_PARAMETERS_V7 ucDeepColorRatio PIXEL_CLOCK_PARAMETERS_V7 _SET_DCE_CLOCK_PARAMETERS_V1_1 ulDISPClkFreq ucFlag ucCrtc ucPpllId SET_DCE_CLOCK_PARAMETERS_V1_1 _SET_DCE_CLOCK_PS_ALLOCATION_V1_1 asParam SET_DCE_CLOCK_PS_ALLOCATION_V1_1 _SET_DCE_CLOCK_PARAMETERS_V2_1 ulDCEClkFreq ucDCEClkType ucDCEClkSrc ucDCEClkFlag SET_DCE_CLOCK_PARAMETERS_V2_1 _SET_DCE_CLOCK_PS_ALLOCATION_V2_1 SET_DCE_CLOCK_PS_ALLOCATION_V2_1 ucConfig _ADJUST_DISPLAY_PLL_PARAMETERS ucEncodeMode ADJUST_DISPLAY_PLL_PARAMETERS _ADJUST_DISPLAY_PLL_INPUT_PARAMETERS_V3 ucDispPllConfig ucExtTransmitterID ADJUST_DISPLAY_PLL_INPUT_PARAMETERS_V3 _ADJUST_DISPLAY_PLL_OUTPUT_PARAMETERS_V3 ulDispPllFreq ADJUST_DISPLAY_PLL_OUTPUT_PARAMETERS_V3 sInput sOutput _ADJUST_DISPLAY_PLL_PS_ALLOCATION_V3 ADJUST_DISPLAY_PLL_PS_ALLOCATION_V3 _ENABLE_SPREAD_SPECTRUM_ON_PPLL ucSpreadSpectrumType ucSpreadSpectrumStep ucSpreadSpectrumDelay ucSpreadSpectrumRange ENABLE_SPREAD_SPECTRUM_ON_PPLL _ENABLE_SPREAD_SPECTRUM_ON_PPLL_V2 usSpreadSpectrumAmount usSpreadSpectrumStep ENABLE_SPREAD_SPECTRUM_ON_PPLL_V2 _ENABLE_SPREAD_SPECTRUM_ON_PPLL_V3 usSpreadSpectrumAmountFrac ENABLE_SPREAD_SPECTRUM_ON_PPLL_V3 _SET_PIXEL_CLOCK_PS_ALLOCATION sPCLKInput sReserved SET_PIXEL_CLOCK_PS_ALLOCATION _ATOM_MODE_MISC_INFO HorizontalCutOff HSyncPolarity VSyncPolarity VerticalCutOff H_ReplicationBy2 V_ReplicationBy2 CompositeSync Interlace DoubleClock RGB888 ATOM_MODE_MISC_INFO _ATOM_MODE_MISC_INFO_ACCESS usAccess ATOM_MODE_MISC_INFO_ACCESS _SET_CRTC_USING_DTD_TIMING_PARAMETERS usH_Size usH_Blanking_Time usV_Size usV_Blanking_Time usH_SyncOffset usH_SyncWidth usV_SyncOffset usV_SyncWidth susModeMiscInfo ucH_Border ucV_Border SET_CRTC_USING_DTD_TIMING_PARAMETERS _ENABLE_SCALER_PARAMETERS ucScaler ucTVStandard ENABLE_SCALER_PARAMETERS atom_enable_ss adjust_pixel_clock set_pixel_clock v7 set_dce_clock v2_1 encoder_mode clk_src dispclk est_timings mfg_rsvd std_timing vfreq_aspect detailed_pixel_timing hactive_lo hblank_lo hactive_hblank_hi vactive_lo vblank_lo vactive_vblank_hi hsync_offset_lo hsync_pulse_width_lo vsync_offset_pulse_width_lo hsync_vsync_offset_pulse_width_hi width_mm_lo height_mm_lo width_height_mm_hi hborder vborder detailed_data_string hfreq_start_khz supported_aspects supported_scalings preferred_refresh gtf2 detailed_data_monitor_range min_hfreq_khz max_hfreq_khz pixel_clock_mhz formula detailed_data_wpindex white_yx_lo white_x_hi white_y_hi cvt_timing detailed_non_pixel pixel_data other_data detailed_timing drm_edid_product_id product_code week_of_manufacture year_of_manufacture mfg_id prod_code mfg_week mfg_year width_cm height_cm red_green_lo blue_white_lo red_x red_y green_x green_y blue_x blue_y white_x white_y established_timings standard_timings detailed_timings set_pixel mode_size supported_device atombios_image_offset OFFSET_TO_ATOM_ROM_HEADER_POINTER OFFSET_TO_ATOM_ROM_IMAGE_SIZE OFFSET_TO_ATOMBIOS_ASIC_BUS_MEM_TYPE MAXSIZE_OF_ATOMBIOS_ASIC_BUS_MEM_TYPE OFFSET_TO_GET_ATOMBIOS_NUMBER_OF_STRINGS OFFSET_TO_GET_ATOMBIOS_STRING_START OFFSET_TO_VBIOS_PART_NUMBER OFFSET_TO_VBIOS_DATE _ATOM_ROM_HEADER uaFirmWareSignature usBiosRuntimeSegmentAddress usProtectedModeInfoOffset usConfigFilenameOffset usCRC_BlockOffset usBIOS_BootupMessageOffset usInt10Offset usPciBusDevInitCode usIoBaseAddress usSubsystemVendorID usSubsystemID usPCI_InfoOffset usMasterCommandTableOffset usMasterDataTableOffset ucExtendedFunctionCode _ATOM_MASTER_LIST_OF_DATA_TABLES UtilityPipeLine MultimediaCapabilityInfo MultimediaConfigInfo StandardVESA_Timing FirmwareInfo PaletteData LCD_Info DIGTransmitterInfo SMU_Info SupportedDevicesInfo GPIO_I2C_Info VRAM_UsageByFirmware GPIO_Pin_LUT VESA_ToInternalModeLUT GFX_Info PowerPlayInfo GPUVirtualizationInfo SaveRestoreInfo PPLL_SS_Info OemInfo XTMDS_Info MclkSS_Info Object_Header IndirectIOAccess MC_InitParameter ASIC_VDDC_Info ASIC_InternalSS_Info TV_VideoMode VRAM_Info MemoryTrainingInfo IntegratedSystemInfo ASIC_ProfilingInfo VoltageObjectInfo PowerSourceInfo ServiceInfo ATOM_MASTER_LIST_OF_DATA_TABLES _ATOM_MASTER_DATA_TABLE ListOfDataTables ps_size ws_size ps_shift last_jump last_jump_jiffies atom_exec_context wait_seq swap_storage ttm_range_mgr_node mm_nodes ttm_pool_tt_restore amdgpu_vram_mgr_resource amdgpu_copy_mem amdgpu_res_cursor amdgpu_ttm_tt gobj usertask userflags direct_submit copy_flags place bo_mem page_offset new_mem old_mem tmz mm_cur amdgpu_sync_mode AMDGPU_SYNC_ALWAYS AMDGPU_SYNC_NE_OWNER AMDGPU_SYNC_EQ_OWNER AMDGPU_SYNC_EXPLICIT amdgpu_bo_param byte_align bo_ptr_size preferred_domain xcp_id_plus1 amdgpu_bo_user tiling_flags metadata_flags metadata_size vmbo_ptr ubo_ptr bo_flags abo ttm_global dummy_read_page bo_count drm_prop_enum_list swizzle_mode_values DC_SW_LINEAR DC_SW_256B_S DC_SW_256_D DC_SW_256_R DC_SW_4KB_S DC_SW_4KB_D DC_SW_4KB_R DC_SW_64KB_S DC_SW_64KB_D DC_SW_64KB_R DC_SW_VAR_S DC_SW_VAR_D DC_SW_VAR_R DC_SW_64KB_S_T DC_SW_64KB_D_T DC_SW_4KB_S_X DC_SW_4KB_D_X DC_SW_4KB_R_X DC_SW_64KB_S_X DC_SW_64KB_D_X DC_SW_64KB_R_X DC_SW_VAR_S_X DC_SW_VAR_D_X DC_SW_VAR_R_X DC_SW_MAX DC_SW_UNKNOWN amdgpu_crtc_irq AMDGPU_CRTC_IRQ_VBLANK1 AMDGPU_CRTC_IRQ_VBLANK2 AMDGPU_CRTC_IRQ_VBLANK3 AMDGPU_CRTC_IRQ_VBLANK4 AMDGPU_CRTC_IRQ_VBLANK5 AMDGPU_CRTC_IRQ_VBLANK6 AMDGPU_CRTC_IRQ_VLINE1 AMDGPU_CRTC_IRQ_VLINE2 AMDGPU_CRTC_IRQ_VLINE3 AMDGPU_CRTC_IRQ_VLINE4 AMDGPU_CRTC_IRQ_VLINE5 AMDGPU_CRTC_IRQ_VLINE6 AMDGPU_CRTC_IRQ_NONE amdgpu_framebuffer tmz_surface gfx12_dcc in_vblank_irq vpos hpos etime mode_cmd rfb block_width block_height block_size_log2 rb_aligned pipe_aligned afb clips num_clips use_aux page_flip_flags i2c_priv i2c_adap drm_amdgpu_gem_create_in bo_size domain_flags drm_amdgpu_gem_create_out drm_amdgpu_gem_create drm_amdgpu_gem_userptr tiling_info data_size_bytes drm_amdgpu_gem_metadata drm_amdgpu_gem_mmap_in drm_amdgpu_gem_mmap_out addr_ptr drm_amdgpu_gem_mmap drm_amdgpu_gem_wait_idle_in drm_amdgpu_gem_wait_idle_out drm_amdgpu_gem_wait_idle drm_amdgpu_gem_op drm_amdgpu_gem_va va_address offset_in_bo drm_exec ticket num_objects max_objects prelocked timeout_ns offset_p initial_domain amdgpu_ring_mux_offset_type AMDGPU_MUX_OFFSET_TYPE_CONTROL AMDGPU_MUX_OFFSET_TYPE_DE AMDGPU_MUX_OFFSET_TYPE_CE amdgpu_gfx_pipe_priority AMDGPU_GFX_PIPE_PRIO_NORMAL AMDGPU_GFX_PIPE_PRIO_HIGH AMDGPU_MES_CTX_RING_OFFS AMDGPU_MES_CTX_IB_OFFS AMDGPU_MES_CTX_PADDING_OFFS ndw drm_amdgpu_bo_list_in list_handle bo_number bo_info_size bo_info_ptr drm_amdgpu_bo_list_entry bo_handle bo_priority drm_amdgpu_wait_cs_in ip_type drm_amdgpu_wait_cs_out drm_amdgpu_wait_cs drm_amdgpu_fence drm_amdgpu_wait_fences_in fence_count wait_all drm_amdgpu_wait_fences_out first_signaled drm_amdgpu_wait_fences drm_amdgpu_cs_chunk chunk_id chunk_data drm_amdgpu_cs_in bo_list_handle num_chunks drm_amdgpu_cs_out drm_amdgpu_cs drm_amdgpu_cs_chunk_ib ib_bytes drm_amdgpu_cs_chunk_dep drm_amdgpu_cs_chunk_fence drm_amdgpu_cs_chunk_sem drm_amdgpu_cs_chunk_syncobj drm_amdgpu_fence_to_handle drm_amdgpu_cs_chunk_cp_gfx_shadow drm_syncobj ev_fd_list nchunks gang_size gang_leader_idx jobs gang_leader bo_list bytes_moved_threshold bytes_moved_vis_threshold bytes_moved_vis uf_bo num_post_deps post_deps amdgpu_cs_chunk amdgpu_cs_post_dep syncobj amdgpu_mn num_vis_bytes max_vis_bytes chunk_ib Signature TableLength Revision Checksum OemId OemTableId OemRevision CreatorId CreatorRevision AMD_ACPI_DESCRIPTION_HEADER SHeader TableUUID VBIOSImageOffset Lib1ImageOffset UEFI_ACPI_VFCT PCIBus PCIDevice PCIFunction VendorID DeviceID SSVID SSID ImageLength VFCT_IMAGE_HEADER VbiosHeader VbiosContent GOP_VBIOS_CONTENT length_bytes atrm_handle test_number sdomain ddomain ucReplyStatus ucDelay _PROCESS_AUX_CHANNEL_TRANSACTION_PARAMETERS lpAuxRequest lpDataOut ucChannelID ucDataOutLen PROCESS_AUX_CHANNEL_TRANSACTION_PARAMETERS _PROCESS_AUX_CHANNEL_TRANSACTION_PARAMETERS_V2 ucHPD_ID PROCESS_AUX_CHANNEL_TRANSACTION_PARAMETERS_V2 ucI2cId _DP_ENCODER_SERVICE_PARAMETERS ucLinkClock ucStatus ucLaneNum DP_ENCODER_SERVICE_PARAMETERS aux_channel_transaction amdgpu_atombios_dp_link_train_info tp3_supported train_set tries dp_info pix_clock dp_lanes dp_rate lane_count send_bytes recv_size amdgpu_afmt_acr n_32khz cts_32khz n_44_1khz cts_44_1khz n_48khz cts_48khz CTS N trace_event_raw_amdgpu_device_rreg trace_event_raw_amdgpu_device_wreg trace_event_raw_amdgpu_iv trace_event_raw_amdgpu_bo_create prefer allow trace_event_raw_amdgpu_cs trace_event_raw_amdgpu_cs_ioctl sched_job_id __data_loc_ring trace_event_raw_amdgpu_sched_run_job trace_event_raw_amdgpu_vm_grab_id pd_addr trace_event_raw_amdgpu_vm_bo_map trace_event_raw_amdgpu_vm_bo_unmap trace_event_raw_amdgpu_vm_mapping trace_event_raw_amdgpu_vm_update_ptes nptes __data_loc_dst trace_event_raw_amdgpu_vm_set_ptes trace_event_raw_amdgpu_vm_copy_ptes trace_event_raw_amdgpu_vm_flush trace_event_raw_amdgpu_pasid trace_event_raw_amdgpu_isolation trace_event_raw_amdgpu_cleaner_shader trace_event_raw_amdgpu_bo_list_set trace_event_raw_amdgpu_cs_bo_status total_bo trace_event_raw_amdgpu_bo_move new_placement old_placement trace_event_raw_amdgpu_ib_pipe_sync trace_event_raw_amdgpu_reset_reg_dumps trace_event_data_offsets_amdgpu_device_rreg trace_event_data_offsets_amdgpu_device_wreg trace_event_data_offsets_amdgpu_iv trace_event_data_offsets_amdgpu_bo_create trace_event_data_offsets_amdgpu_cs trace_event_data_offsets_amdgpu_cs_ioctl trace_event_data_offsets_amdgpu_sched_run_job trace_event_data_offsets_amdgpu_vm_grab_id trace_event_data_offsets_amdgpu_vm_bo_map trace_event_data_offsets_amdgpu_vm_bo_unmap trace_event_data_offsets_amdgpu_vm_mapping trace_event_data_offsets_amdgpu_vm_update_ptes trace_event_data_offsets_amdgpu_vm_set_ptes trace_event_data_offsets_amdgpu_vm_copy_ptes trace_event_data_offsets_amdgpu_vm_flush trace_event_data_offsets_amdgpu_pasid trace_event_data_offsets_amdgpu_isolation trace_event_data_offsets_amdgpu_cleaner_shader trace_event_data_offsets_amdgpu_bo_list_set trace_event_data_offsets_amdgpu_cs_bo_status trace_event_data_offsets_amdgpu_bo_move trace_event_data_offsets_amdgpu_ib_pipe_sync trace_event_data_offsets_amdgpu_reset_reg_dumps btf_trace_amdgpu_device_rreg btf_trace_amdgpu_device_wreg btf_trace_amdgpu_iv btf_trace_amdgpu_bo_create btf_trace_amdgpu_cs btf_trace_amdgpu_cs_ioctl btf_trace_amdgpu_sched_run_job btf_trace_amdgpu_vm_grab_id btf_trace_amdgpu_vm_bo_map btf_trace_amdgpu_vm_bo_unmap btf_trace_amdgpu_vm_bo_update btf_trace_amdgpu_vm_bo_mapping btf_trace_amdgpu_vm_bo_cs btf_trace_amdgpu_vm_update_ptes btf_trace_amdgpu_vm_set_ptes btf_trace_amdgpu_vm_copy_ptes btf_trace_amdgpu_vm_flush btf_trace_amdgpu_pasid_allocated btf_trace_amdgpu_pasid_freed btf_trace_amdgpu_isolation btf_trace_amdgpu_cleaner_shader btf_trace_amdgpu_bo_list_set btf_trace_amdgpu_cs_bo_status btf_trace_amdgpu_bo_move btf_trace_amdgpu_ib_pipe_sync btf_trace_amdgpu_reset_reg_dumps sched_job acpi_backlight_type acpi_backlight_undef acpi_backlight_none acpi_backlight_video acpi_backlight_vendor acpi_backlight_native acpi_backlight_nvidia_wmi_ec amdgpu_backlight_privdata negative _DAC_LOAD_DETECTION_PARAMETERS usDeviceID ucDacType ucMisc DAC_LOAD_DETECTION_PARAMETERS _DAC_LOAD_DETECTION_PS_ALLOCATION sDacload DAC_LOAD_DETECTION_PS_ALLOCATION _DAC_ENCODER_CONTROL_PARAMETERS ucDacStandard DAC_ENCODER_CONTROL_PARAMETERS _DIG_ENCODER_CONTROL_PARAMETERS DIG_ENCODER_CONTROL_PARAMETERS _ATOM_DIG_ENCODER_CONFIG_V2 ucDPLinkRate ucLinkSel ucTransmitterSel ATOM_DIG_ENCODER_CONFIG_V2 _DIG_ENCODER_CONTROL_PARAMETERS_V2 acConfig DIG_ENCODER_CONTROL_PARAMETERS_V2 _ATOM_DIG_ENCODER_CONFIG_V3 ucDigSel ATOM_DIG_ENCODER_CONFIG_V3 ucPanelMode _DIG_ENCODER_CONTROL_PARAMETERS_V3 ucBitPerColor DIG_ENCODER_CONTROL_PARAMETERS_V3 _ATOM_DIG_ENCODER_CONFIG_V4 ATOM_DIG_ENCODER_CONFIG_V4 _DIG_ENCODER_CONTROL_PARAMETERS_V4 DIG_ENCODER_CONTROL_PARAMETERS_V4 _ENCODER_STREAM_SETUP_PARAMETERS_V5 ucDigId ucDigMode ucLinkRateIn270Mhz ENCODER_STREAM_SETUP_PARAMETERS_V5 _ENCODER_LINK_SETUP_PARAMETERS_V5 ulSymClock ucHPDSel ucDigEncoderSel ENCODER_LINK_SETUP_PARAMETERS_V5 _DP_PANEL_MODE_SETUP_PARAMETERS_V5 DP_PANEL_MODE_SETUP_PARAMETERS_V5 _ENCODER_GENERIC_CMD_PARAMETERS_V5 ENCODER_GENERIC_CMD_PARAMETERS_V5 _DIG_ENCODER_CONTROL_PARAMETERS_V5 asCmdParam asStreamParam asLinkParam asDPPanelModeParam DIG_ENCODER_CONTROL_PARAMETERS_V5 _ATOM_DP_VS_MODE ucLaneSel ucLaneSet ATOM_DP_VS_MODE usInitInfo asMode _DIG_TRANSMITTER_CONTROL_PARAMETERS DIG_TRANSMITTER_CONTROL_PARAMETERS _ATOM_DIG_TRANSMITTER_CONFIG_V2 fDualLinkConnector fCoherentMode ucEncoderSel fDPConnector ATOM_DIG_TRANSMITTER_CONFIG_V2 _DIG_TRANSMITTER_CONTROL_PARAMETERS_V2 DIG_TRANSMITTER_CONTROL_PARAMETERS_V2 _ATOM_DIG_TRANSMITTER_CONFIG_V3 ucRefClkSource ATOM_DIG_TRANSMITTER_CONFIG_V3 _DIG_TRANSMITTER_CONTROL_PARAMETERS_V3 DIG_TRANSMITTER_CONTROL_PARAMETERS_V3 ucVOLTAGE_SWING ucPRE_EMPHASIS ucPOST_CURSOR2 _ATOM_DP_VS_MODE_V4 ATOM_DP_VS_MODE_V4 _ATOM_DIG_TRANSMITTER_CONFIG_V4 ATOM_DIG_TRANSMITTER_CONFIG_V4 _DIG_TRANSMITTER_CONTROL_PARAMETERS_V4 DIG_TRANSMITTER_CONTROL_PARAMETERS_V4 _ATOM_DIG_TRANSMITTER_CONFIG_V5 ucCoherentMode ucPhyClkSrcId ucReservd1 ATOM_DIG_TRANSMITTER_CONFIG_V5 asConfig _DIG_TRANSMITTER_CONTROL_PARAMETERS_V1_5 usSymClock ucPhyId ucConnObjId ucDPLaneSet DIG_TRANSMITTER_CONTROL_PARAMETERS_V1_5 _DIG_TRANSMITTER_CONTROL_PARAMETERS_V1_6 DIG_TRANSMITTER_CONTROL_PARAMETERS_V1_6 usConnectorId _EXTERNAL_ENCODER_CONTROL_PARAMETERS_V3 EXTERNAL_ENCODER_CONTROL_PARAMETERS_V3 _EXTERNAL_ENCODER_CONTROL_PS_ALLOCATION_V3 sExtEncoder EXTERNAL_ENCODER_CONTROL_PS_ALLOCATION_V3 _SELECT_CRTC_SOURCE_PARAMETERS ucDevice SELECT_CRTC_SOURCE_PARAMETERS _SELECT_CRTC_SOURCE_PARAMETERS_V2 ucEncoderID SELECT_CRTC_SOURCE_PARAMETERS_V2 _SELECT_CRTC_SOURCE_PARAMETERS_V3 ucDstBpc SELECT_CRTC_SOURCE_PARAMETERS_V3 _WRITE_ONE_BYTE_HW_I2C_DATA_PARAMETERS usPrescale usByteOffset ucData ucSlaveAddr ucLineNumber WRITE_ONE_BYTE_HW_I2C_DATA_PARAMETERS _ENABLE_EXTERNAL_TMDS_ENCODER_PARAMETERS ENABLE_EXTERNAL_TMDS_ENCODER_PARAMETERS _ENABLE_EXTERNAL_TMDS_ENCODER_PS_ALLOCATION sXTmdsEncoder ENABLE_EXTERNAL_TMDS_ENCODER_PS_ALLOCATION _EXTERNAL_ENCODER_CONTROL_PS_ALLOCATION sDigEncoder EXTERNAL_ENCODER_CONTROL_PS_ALLOCATION _DVO_ENCODER_CONTROL_PARAMETERS_V3 ucReseved DVO_ENCODER_CONTROL_PARAMETERS_V3 _DVO_ENCODER_CONTROL_PARAMETERS_V1_4 DVO_ENCODER_CONTROL_PARAMETERS_V1_4 _ATOM_DTD_FORMAT usPixClk usHActive usHBlanking_Time usVActive usVBlanking_Time usHSyncOffset usHSyncWidth usVSyncOffset usVSyncWidth usImageHSize usImageVSize ucHBorder ucVBorder ucInternalModeNumber ucRefreshRate ATOM_DTD_FORMAT _ATOM_LVDS_INFO sLCDTiming usModePatchTableOffset usSupportedRefreshRate usOffDelayInMs ucPowerSequenceDigOntoDEin10Ms ucPowerSequenceDEtoBLOnin10Ms ucLVDS_Misc ucPanelDefaultRefreshRate ucPanelIdentification ucSS_Id _ATOM_LVDS_INFO_V12 usExtInfoTableOffset usLCDVenderID usLCDProductID ucLCDPanel_SpecialHandlingCap ucPanelInfoSize _ATOM_FAKE_EDID_PATCH_RECORD ucFakeEDIDLength ucFakeEDIDString ATOM_FAKE_EDID_PATCH_RECORD _ATOM_PANEL_RESOLUTION_PATCH_RECORD usHSize usVSize ATOM_PANEL_RESOLUTION_PATCH_RECORD _ATOM_ENCODER_ANALOG_ATTRIBUTE ATOM_ENCODER_ANALOG_ATTRIBUTE _ATOM_ENCODER_DIGITAL_ATTRIBUTE ucAttribute ATOM_ENCODER_DIGITAL_ATTRIBUTE _ATOM_ENCODER_ATTRIBUTE sAlgAttrib sDigAttrib ATOM_ENCODER_ATTRIBUTE _DVO_ENCODER_CONTROL_PARAMETERS usEncoderID ucDeviceType usDevAttr DVO_ENCODER_CONTROL_PARAMETERS _DVO_ENCODER_CONTROL_PS_ALLOCATION sDVOEncoder DVO_ENCODER_CONTROL_PS_ALLOCATION dvo_encoder_control ext_tmds dvo dvo_v3 dvo_v4 dig_encoder_control dig_transmitter_control external_encoder_control crtc_source_param lvds_info amdgpu_legacy_backlight_privdata ext_encoder lane_num lane_set sa_manager suballoc_align ucRegIndex _PROCESS_I2C_CHANNEL_TRANSACTION_PARAMETERS ucI2CSpeed lpI2CDataOut ucTransBytes PROCESS_I2C_CHANNEL_TRANSACTION_PARAMETERS drm_amdgpu_vm_in drm_amdgpu_vm_out drm_amdgpu_vm kfd_preempt_type KFD_PREEMPT_TYPE_WAVEFRONT_DRAIN KFD_PREEMPT_TYPE_WAVEFRONT_RESET KFD_PREEMPT_TYPE_WAVEFRONT_SAVE kfd_local_mem_info local_mem_size_private local_mem_size_public mem_clk_max kfd_cu_occupancy wave_cnt doorbell_off kgd2kfd_shared_resources compute_vmid_bitmap cp_queue_bitmap sdma_doorbell_idx non_cp_doorbells_start non_cp_doorbells_end doorbell_physical_address doorbell_aperture_size doorbell_start_offset gpuvm_size drm_render_minor kfd2kgd_calls program_sh_mem_settings set_pasid_vmid_mapping init_interrupts hqd_load hiq_mqd_load hqd_sdma_load hqd_dump hqd_sdma_dump hqd_is_occupied hqd_destroy hqd_sdma_is_occupied hqd_sdma_destroy wave_control_execute get_atc_vmid_pasid_mapping_info set_scratch_backing_va set_vm_context_page_table_base read_vmid_from_vmfault_reg enable_debug_trap disable_debug_trap validate_trap_override_request set_wave_launch_trap_override set_wave_launch_mode set_address_watch clear_address_watch get_iq_wait_times build_dequeue_wait_counts_packet_info get_cu_occupancy program_trap_handler_settings hqd_get_pq_addr hqd_reset hqd_sdma_get_doorbell range_list eviction_work device_info doorbell_kernel_ptr shared_resources kfd2kgd doorbell_mutex gtt_mem gtt_start_gpu_addr gtt_start_cpu_ptr gtt_sa_bitmap gtt_sa_lock gtt_sa_chunk_size gtt_sa_num_of_chunks sdma_fw_version cwsr_enabled cwsr_isa cwsr_isa_size pci_atomic_requested compute_profile ih_wq doorbells kfd_event_interrupt_class interrupt_isr interrupt_wq kfd_node vm_info ih_fifo interrupt_lock interrupts_active dqm gws smi_clients smi_lock reset_seq_num sram_ecc_flag spm_pasid max_proc_per_quantum local_mem_info alloc_watch_ids watch_points_lock kfd_device_info gfx_target_version event_interrupt_class max_pasid_bits max_no_of_hqd doorbell_size ih_ring_entry_size num_of_watch_points mqd_size_aligned supports_cwsr needs_pci_atomics no_atomic_fw_version num_sdma_queues_per_engine num_reserved_sdma_queues_per_engine reserved_sdma_queues_bitmap kfd_vmid_info first_vmid_kfd last_vmid_kfd vmid_num_kfd device_queue_manager amdgpu_prt_cb amdgpu_vm_tlb_seq_struct write_fault min_vm_size fragment_size_default max_bits _cb flush_tlb vram_base need_pipe_sync amdgpu_vm_pt_cursor frag_end vmbo amdgpu_tlb_fence pll dot_clock_p fb_div_p frac_fb_div_p ref_div_p post_div_p nom fb_div_max ref_div_max nom_min den_min mc_firmware_header_v1_0 io_debug_size_bytes io_debug_array_offset_bytes smc_firmware_header_v1_0 ucode_start_addr smc_firmware_header_v2_0 ppt_offset_bytes ppt_size_bytes smc_firmware_header_v2_1 pptable_count pptable_entry_offset psp_fw_legacy_bin_desc offset_bytes psp_firmware_header_v1_0 psp_firmware_header_v1_1 psp_firmware_header_v1_2 psp_firmware_header_v1_3 sys_drv_aux sos_aux psp_fw_bin_desc psp_fw_type PSP_FW_TYPE_UNKOWN PSP_FW_TYPE_PSP_SOS PSP_FW_TYPE_PSP_SYS_DRV PSP_FW_TYPE_PSP_KDB PSP_FW_TYPE_PSP_TOC PSP_FW_TYPE_PSP_SPL PSP_FW_TYPE_PSP_RL PSP_FW_TYPE_PSP_SOC_DRV PSP_FW_TYPE_PSP_INTF_DRV PSP_FW_TYPE_PSP_DBG_DRV PSP_FW_TYPE_PSP_RAS_DRV PSP_FW_TYPE_PSP_IPKEYMGR_DRV PSP_FW_TYPE_PSP_SPDM_DRV PSP_FW_TYPE_MAX_INDEX psp_firmware_header_v2_0 psp_fw_bin_count psp_fw_bin ta_firmware_header_v1_0 hdcp dtm securedisplay ta_firmware_header_v2_0 ta_fw_bin_count ta_fw_bin gfx_firmware_header_v1_0 ucode_feature_version jt_offset jt_size gfx_firmware_header_v2_0 ucode_offset_bytes data_offset_bytes ucode_start_addr_lo ucode_start_addr_hi mes_firmware_header_v1_0 mes_ucode_version mes_ucode_size_bytes mes_ucode_offset_bytes mes_ucode_data_version mes_ucode_data_size_bytes mes_ucode_data_offset_bytes mes_uc_start_addr_lo mes_uc_start_addr_hi mes_data_start_addr_lo mes_data_start_addr_hi rlc_firmware_header_v1_0 master_pkt_description_offset rlc_firmware_header_v2_0 reg_list_format_array_offset_bytes reg_list_array_offset_bytes reg_list_format_separate_size_bytes reg_list_format_separate_array_offset_bytes reg_list_separate_size_bytes reg_list_separate_array_offset_bytes rlc_firmware_header_v2_1 v2_0 save_restore_list_cntl_ucode_ver save_restore_list_cntl_feature_ver save_restore_list_cntl_offset_bytes save_restore_list_gpm_ucode_ver save_restore_list_gpm_feature_ver save_restore_list_gpm_offset_bytes save_restore_list_srm_ucode_ver save_restore_list_srm_feature_ver save_restore_list_srm_offset_bytes rlc_firmware_header_v2_2 rlc_iram_ucode_offset_bytes rlc_dram_ucode_offset_bytes rlc_firmware_header_v2_3 v2_2 rlcp_ucode_offset_bytes rlcv_ucode_offset_bytes rlc_firmware_header_v2_4 v2_3 global_tap_delays_ucode_offset_bytes se0_tap_delays_ucode_offset_bytes se1_tap_delays_ucode_offset_bytes se2_tap_delays_ucode_offset_bytes se3_tap_delays_ucode_offset_bytes sdma_firmware_header_v1_0 ucode_change_version sdma_firmware_header_v1_1 sdma_firmware_header_v2_0 ctx_ucode_size_bytes ctx_jt_offset ctx_jt_size ctl_ucode_offset ctl_ucode_size_bytes ctl_jt_offset ctl_jt_size vpe_firmware_header_v1_0 umsch_mm_firmware_header_v1_0 umsch_mm_ucode_version umsch_mm_ucode_size_bytes umsch_mm_ucode_offset_bytes umsch_mm_ucode_data_version umsch_mm_ucode_data_size_bytes umsch_mm_ucode_data_offset_bytes umsch_mm_irq_start_addr_lo umsch_mm_irq_start_addr_hi umsch_mm_uc_start_addr_lo umsch_mm_uc_start_addr_hi umsch_mm_data_start_addr_lo umsch_mm_data_start_addr_hi sdma_firmware_header_v3_0 dmcu_firmware_header_v1_0 intv_offset_bytes intv_size_bytes dmcub_firmware_header_v1_0 inst_const_bytes bss_data_bytes imu_firmware_header_v1_0 imu_iram_ucode_size_bytes imu_iram_ucode_offset_bytes imu_dram_ucode_size_bytes imu_dram_ucode_offset_bytes amdgpu_firmware_header smc smc_v2_0 psp_v1_1 psp_v1_3 psp_v2_0 psp_v2_1 ta ta_v2_0 gfx_v2_0 rlc_v2_0 rlc_v2_1 rlc_v2_2 rlc_v2_3 rlc_v2_4 sdma_v1_1 sdma_v2_0 sdma_v3_0 gpu_info dmcu dmcub kicker_device ucode_prefix hdr_major hdr_minor drm_amdgpu_bo_list_out drm_amdgpu_bo_list info_param unique_len magic_map lessor lessee_id lessee_list lessees leases lessee_idr drm_amdgpu_ctx_in hangs reset_status drm_amdgpu_ctx_out drm_amdgpu_ctx ctx_prio amdgpu_sync_entry drm_mm_insert_mode DRM_MM_INSERT_BEST DRM_MM_INSERT_LOW DRM_MM_INSERT_HIGH DRM_MM_INSERT_EVICT DRM_MM_INSERT_ONCE DRM_MM_INSERT_HIGHEST DRM_MM_INSERT_LOWEST man printer amdgpu_vram_reservation ras_query_if amd_sriov_msg_os_info amd_sriov_msg_vf2pf_info driver_version driver_cert os_info fb_usage gfx_usage gfx_health compute_usage compute_health avc_enc_usage avc_enc_health hevc_enc_usage hevc_enc_health encode_usage decode_usage pf2vf_version_required fb_vis_usage fb_vis_size fb_size ucode_info mes_info_addr mes_info_size amd_sriov_ras_telemetry_header used_size amd_sriov_ras_cper_dump overflow_count cper_dump amdsriov_ras_telemetry amdgpu_sriov_vf_mode SRIOV_VF_MODE_BARE_METAL SRIOV_VF_MODE_ONE_VF SRIOV_VF_MODE_MULTI_VF AMDGIM_REG_ACCESS_FLAG AMDGIM_FEATURE_IH_REG_PSP_EN AMDGIM_FEATURE_MMHUB_REG_RLC_EN AMDGIM_FEATURE_GC_REG_RLC_EN AMDGIM_FEATURE_L1_TLB_CNTL_PSP_EN amdgim_pf2vf_info_v1 uvd_enc_max_pixels_count uvd_enc_max_bandwidth vce_enc_max_pixels_count vce_enc_max_bandwidth mecfw_kboffset cper_error_severity CPER_SEV_NON_FATAL_UNCORRECTED CPER_SEV_NON_FATAL_CORRECTED CPER_SEV_NUM CPER_SEV_UNUSED cper_timestamp minutes hours cper_hdr sec_cnt notify_type persistence_info force_update host_telemetry rlcg_flag encode encode_array_size decode_array_size bp_block_offset atom_dgpu_vram_type ATOM_DGPU_VRAM_TYPE_GDDR5 ATOM_DGPU_VRAM_TYPE_HBM2 ATOM_DGPU_VRAM_TYPE_HBM2E ATOM_DGPU_VRAM_TYPE_GDDR6 ATOM_DGPU_VRAM_TYPE_HBM3 atom_common_table_header structuresize format_revision content_revision atom_firmware_info_v3_1 firmware_revision bootup_sclk_in10khz bootup_mclk_in10khz firmware_capability main_call_parser_entry bios_scratch_reg_startaddr bootup_vddc_mv bootup_vddci_mv bootup_mvddc_mv bootup_vddgfx_mv mem_module_id coolingsolution_id mc_baseaddr_high mc_baseaddr_low atombios_firmware_capability ATOM_FIRMWARE_CAP_FIRMWARE_POSTED ATOM_FIRMWARE_CAP_GPU_VIRTUALIZATION ATOM_FIRMWARE_CAP_WMI_SUPPORT ATOM_FIRMWARE_CAP_HWEMU_ENABLE ATOM_FIRMWARE_CAP_HWEMU_UMC_CFG ATOM_FIRMWARE_CAP_SRAM_ECC ATOM_FIRMWARE_CAP_ENABLE_2STAGE_BIST_TRAINING ATOM_FIRMWARE_CAP_ENABLE_2ND_USB20PORT ATOM_FIRMWARE_CAP_DYNAMIC_BOOT_CFG_ENABLE atom_firmware_info_v3_2 board_i2c_feature_id board_i2c_feature_gpio_id board_i2c_feature_slave_addr bootup_mvddq_mv bootup_mvpp_mv zfbstartaddrin16mb atom_firmware_info_v3_3 pplib_pptable_id atom_firmware_info_v3_4 ras_rom_i2c_slave_addr mvdd_ratio hw_bootup_vddgfx_mv hw_bootup_vddc_mv hw_bootup_mvddc_mv hw_bootup_vddci_mv maco_pwrlimit_mw usb_pwrlimit_mw fw_reserved_size_in_kb pspbl_init_done_reg_addr pspbl_init_done_value pspbl_init_done_check_timeout atom_firmware_info_v3_5 bootup_clk_reserved fw_protect_region_size_in_kb bootup_voltage_reserved hw_blt_mode bootup_voltage_reserved1 zfb_reserved hw_voltage_reserved pspbl_init_reserved spi_rom_size support_dev_in_objinfo disp_phy_tunning_size vram_usagebyfirmware_v2_1 start_address_in_kb used_by_firmware_in_kb used_by_driver_in_kb vram_usagebyfirmware_v2_2 fw_region_start_address_in_kb driver_region0_start_address_in_kb used_by_driver_region0_in_kb reserved32 atom_ext_display_path device_tag device_acpi_enum connectorobjid auxddclut_index hpdlut_index ext_encoder_objid channelmapping chpninvert atom_external_display_connection_info stereopinid remotedisplayconfig edptolvdsrxid fixdpvoltageswing atom_camera_dphy_timing_param profile_id atom_camera_dphy_elec_param atom_camera_module_info module_id timingparam atom_camera_flashlight_info flashlight_id atom_camera_data versionCode cameraInfo flashInfo dphy_param crc_val atom_14nm_dpphy_dvihdmi_tuningset max_symclk_in10khz phy_sel margindeemph deemph_6db_4 boostadj tx_driver_fifty_ohms deemph_sel atom_14nm_dpphy_dp_setting dp_vs_pemph_level atom_14nm_dpphy_dp_tuningset dptuning atom_DCN_dpphy_dvihdmi_tuningset tx_eq_main tx_eq_pre tx_eq_post tx_vboost_lvl atom_DCN_dpphy_dp_setting atom_DCN_dpphy_dp_tuningset dptunings atom_i2c_reg_info atom_hdmi_retimer_redriver_set HdmiSlvAddr HdmiRegNum Hdmi6GRegNum HdmiRegSetting Hdmi6GhzRegSetting atom_integrated_system_info_v1_11 vbios_misc gpucapinfo system_config cpucapinfo gpuclk_ss_percentage gpuclk_ss_type lvds_ss_percentage lvds_ss_rate_10hz hdmi_ss_percentage hdmi_ss_rate_10hz dvi_ss_percentage dvi_ss_rate_10hz dpphy_override lvds_misc backlight_pwm_hz memorytype umachannelnumber pwr_on_digon_to_de pwr_on_de_to_vary_bl pwr_down_vary_bloff_to_de pwr_down_de_to_digoff pwr_off_delay pwr_on_vary_bl_to_blon pwr_down_bloff_to_vary_bloff min_allowed_bl_level htc_hyst_limit htc_tmp_limit extdispconninfo dvi_tuningset hdmi_tuningset hdmi6g_tuningset dp_tuningset dp_hbr3_tuningset camera_info dp0_retimer_set dp1_retimer_set dp2_retimer_set dp3_retimer_set dp_hbr_tuningset dp_hbr2_tuningset edp_tuningset atom_integrated_system_info_v1_12 TMDS_tuningset hdmiCLK5_tuningset hdmiCLK8_tuningset rbr_tuningset hbr3_tuningset hbr_tuningset hbr2_tuningset edp_tunings hdmiCLK6_tuningset edp_info_table edp_backlight_pwm_hz edp_ss_percentage edp_ss_rate_10hz edp_pwr_on_off_delay edp_pwr_on_vary_bl_to_blon edp_pwr_down_bloff_to_vary_bloff edp_panel_bpc edp_bootup_bl_level atom_integrated_system_info_v2_1 edp1_info edp2_info reserved7 Auto Custom all8 uma_carveout_option optionName memoryCarvedGb memoryRemainingGb uma_carveout_option_flags atom_integrated_system_info_v2_3 gpu_package_id UMACarveoutVersion UMACarveoutIndexMax UMACarveoutTypeDefault UMACarveoutIndexDefault UMACarveoutType UMACarveoutIndex UMASizeControlOption atom_dmi_t17_mem_type_def OtherMemType UnknownMemType DramMemType EdramMemType VramMemType SramMemType RamMemType RomMemType FlashMemType EepromMemType FepromMemType EpromMemType CdramMemType ThreeDramMemType SdramMemType SgramMemType RdramMemType DdrMemType Ddr2MemType Ddr2FbdimmMemType Ddr3MemType Fbd2MemType Ddr4MemType LpDdrMemType LpDdr2MemType LpDdr3MemType LpDdr4MemType GDdr6MemType HbmMemType Hbm2MemType Ddr5MemType LpDdr5MemType atom_gfx_info_v2_2 gfxip_min_ver gfxip_max_ver regaddr_cp_dma_src_addr regaddr_cp_dma_src_addr_hi regaddr_cp_dma_dst_addr regaddr_cp_dma_dst_addr_hi regaddr_cp_dma_command regaddr_cp_status regaddr_rlc_gpu_clock_32 rlc_gpu_timer_refclk atom_gfx_info_v2_4 active_cu_per_sh active_rb_per_se gcgoldenoffset sram_rm_fuses_val sram_custom_rm_fuses_val atom_gfx_info_v2_7 cut_cu active_cu_total cu_reserved gc_config inactive_cu_per_se atom_gfx_info_v3_0 regaddr_lsdma_queue0_rb_rptr regaddr_lsdma_queue0_rb_rptr_hi regaddr_lsdma_queue0_rb_wptr regaddr_lsdma_queue0_rb_wptr_hi regaddr_lsdma_command regaddr_lsdma_status regaddr_golden_tsc_count_lower golden_tsc_count_lower_refclk active_wgp_per_se active_se inactive_sa_mask inactive_wgp inactive_rb gdfll_as_wait_ctrl_val gdfll_as_step_ctrl_val atom_smu_info_v3_1 smuip_min_ver smuip_max_ver smu_rsd1 gpuclk_ss_mode sclk_ss_percentage sclk_ss_rate_10hz gpuclk_ss_rate_10hz core_refclk_10khz ac_dc_gpio_bit ac_dc_polarity vr0hot_gpio_bit vr0hot_polarity vr1hot_gpio_bit vr1hot_polarity fw_ctf_gpio_bit fw_ctf_polarity atom_smu_info_v4_0 bootup_gfxclk_bypass_10khz bootup_usrclk_10khz bootup_csrclk_10khz syspll1_vco_freq_10khz syspll2_vco_freq_10khz pcc_gpio_bit pcc_gpio_polarity bootup_vddusr_mv syspll0_vco_freq_10khz bootup_smnclk_10khz bootup_socclk_10khz bootup_mp0clk_10khz bootup_mp1clk_10khz bootup_lclk_10khz bootup_dcefclk_10khz ctf_threshold_override_value syspll3_vco_freq_10khz mm_syspll_vco_freq_10khz bootup_fclk_10khz bootup_waflclk_10khz smu_info_caps waflclk_ss_percentage smuinitoffset bootup_dprefclk_10khz bootup_usbclk_10khz smb_slave_address cg_fdo_ctrl0_val cg_fdo_ctrl1_val cg_fdo_ctrl2_val bootup_dtbclk_10khz fclk_syspll_refclk_10khz smusvi_svc0_val smusvi_svc1_val smusvi_svd0_val smusvi_svd1_val smusvi_svt0_val smusvi_svt1_val cg_tach_ctrl_val cg_pump_ctrl1_val cg_pump_tach_ctrl_val thm_ctf_delay_val thm_thermal_int_ctrl_val thm_tmon_config_val smbus_timing_cntrl0_val smbus_timing_cntrl1_val smbus_timing_cntrl2_val pwr_disp_timer_global_control_val bootup_mpioclk_10khz bootup_dclk0_10khz bootup_vclk0_10khz bootup_dclk1_10khz bootup_vclk1_10khz bootup_baco400clk_10khz bootup_baco1200clk_bypass_10khz bootup_baco700clk_bypass_10khz atom_umc_info_v3_1 ucode_rom_startaddr ucode_length umc_reg_init_offset customer_ucode_name_offset mclk_ss_percentage mclk_ss_rate_10hz umcip_min_ver umcip_max_ver umc_config mem_refclk_10khz atom_umc_config_def UMC_CONFIG__ENABLE_1KB_INTERLEAVE_MODE UMC_CONFIG__DEFAULT_MEM_ECC_ENABLE UMC_CONFIG__ENABLE_HBM_LANE_REPAIR UMC_CONFIG__ENABLE_BANK_HARVESTING UMC_CONFIG__ENABLE_PHY_REINIT UMC_CONFIG__DISABLE_UCODE_CHKSTATUS atom_umc_info_v3_2 pstate_uclk_10khz umcgoldenoffset densitygoldenoffset atom_umc_info_v3_3 ucode_reserved umc_config1 bist_data_startaddr atom_umc_config1_def UMC_CONFIG1__ENABLE_PSTATE_PHASE_STORE_TRAIN UMC_CONFIG1__ENABLE_AUTO_FRAMING UMC_CONFIG1__ENABLE_RESTORE_BIST_DATA UMC_CONFIG1__DISABLE_STROBE_MODE UMC_CONFIG1__DEBUG_DATA_PARITY_EN UMC_CONFIG1__ENABLE_ECC_CAPABLE atom_umc_info_v4_0 clk_reserved golden_reserved channel_num channel_width channel_reserve umc_info_reserved atom_vram_module_v9 memory_size channel_enable max_mem_clk mem_voltage vram_module_size ext_memory_id density tunningset_id vender_rev_id refreshrate hbm_ven_rev_id vram_rsd2 dram_pnstring atom_vram_info_header_v2_3 mem_adjust_tbloffset mem_clk_patch_tbloffset mc_adjust_pertile_tbloffset mc_phyinit_tbloffset dram_data_remap_tbloffset tmrs_seq_offset post_ucode_init_offset vram_module_num mc_phy_tile_num vram_module atom_vram_module_v3_0 dram_vendor_id dram_info_offset mem_tuning_offset dram_size_per_ch atom_vram_info_header_v3_0 mem_tuning_table_offset dram_info_table_offset tmrs_table_offset mc_init_table_offset dram_data_remap_table_offset umc_emuinittable_offset reserved_sub_table_offset channel1_enable feature_enable feature1_enable hardcode_mem_size atom_vram_module_v10 vram_flags gddr6_mr10 gddr6_mr1 gddr6_mr2 gddr6_mr7 atom_vram_info_header_v2_4 atom_vram_module_v11 gddr6_mr0 gddr6_mr4 gddr6_mr8 atom_vram_info_header_v2_5 gddr6_ac_timing_offset strobe_mode_patch_tbloffset atom_vram_info_header_v2_6 asic_init_engine_parameters sclkfreqin10khz engineflag asic_init_mem_parameters mclkfreqin10khz memflag asic_init_parameters_v2_1 engineparam memparam asic_init_ps_allocation_v2_1 atom_asic_init_engine_flag b3NORMAL_ENGINE_INIT b3SRIOV_SKIP_ASIC_INIT b3SRIOV_LOAD_UCODE v31 v32 v33 v34 v35 v11 v12 v21 v23 umc_info v40 vram_info v24 v25 v26 v30 v9 v10 smu_info v22 v27 fb_reset atom_mem_type IDH_REQ_GPU_INIT_ACCESS IDH_REL_GPU_INIT_ACCESS IDH_REQ_GPU_FINI_ACCESS IDH_REL_GPU_FINI_ACCESS IDH_REQ_GPU_RESET_ACCESS IDH_REQ_GPU_INIT_DATA IDH_LOG_VF_ERROR IDH_READY_TO_RESET IDH_RAS_POISON AMDGIM_ERROR_CATEGORY AMDGIM_ERROR_CATEGORY_NON_USED AMDGIM_ERROR_CATEGORY_GIM AMDGIM_ERROR_CATEGORY_PF AMDGIM_ERROR_CATEGORY_VF AMDGIM_ERROR_CATEGORY_VBIOS AMDGIM_ERROR_CATEGORY_MONITOR AMDGIM_ERROR_CATEGORY_MAX sub_error_code error_flags error_data drm_amdgpu_sched_in drm_amdgpu_sched amdgpu_debugfs_regs2_iocdata use_srbm use_grbm grbm srbm amdgpu_debugfs_regs2_iocdata_v2 vpgr_or_sgpr amdgpu_debugfs_gprwave_iocdata gpr_or_wave wave simd gpr amdgpu_debugfs_regs2_data amdgpu_debugfs_gprwave_data AMDGPU_DEBUGFS_REGS2_CMDS AMDGPU_DEBUGFS_REGS2_CMD_SET_STATE AMDGPU_DEBUGFS_REGS2_CMD_SET_STATE_V2 AMDGPU_DEBUGFS_GPRWAVE_CMDS AMDGPU_DEBUGFS_GPRWAVE_CMD_SET_STATE write_en amdgpu_pasid_cb amdgpu_gmc_memrange limit_address nid_mask amdgpu_gart_placement AMDGPU_GART_PLACEMENT_BEST_FIT AMDGPU_GART_PLACEMENT_HIGH AMDGPU_GART_PLACEMENT_LOW nps_mode mem_ranges exp_ranges xcc_inst all_hub gart_placement cpu_pt_addr gpu_page_idx ta_ras_block TA_RAS_BLOCK__UMC TA_RAS_BLOCK__SDMA TA_RAS_BLOCK__GFX TA_RAS_BLOCK__MMHUB TA_RAS_BLOCK__ATHUB TA_RAS_BLOCK__PCIE_BIF TA_RAS_BLOCK__HDP TA_RAS_BLOCK__XGMI_WAFL TA_RAS_BLOCK__DF TA_RAS_BLOCK__SMN TA_RAS_BLOCK__SEM TA_RAS_BLOCK__MP0 TA_RAS_BLOCK__MP1 TA_RAS_BLOCK__FUSE TA_RAS_BLOCK__MCA TA_RAS_BLOCK__VCN TA_RAS_BLOCK__JPEG TA_RAS_BLOCK__IH TA_RAS_BLOCK__MPIO TA_RAS_BLOCK__MMSCH TA_NUM_BLOCK_MAX ta_ras_error_type TA_RAS_ERROR__NONE TA_RAS_ERROR__PARITY TA_RAS_ERROR__SINGLE_CORRECTABLE TA_RAS_ERROR__MULTI_UNCORRECTABLE TA_RAS_ERROR__POISON ta_ras_trigger_error_input inject_error_type amdgpu_smuio_mcm_config_info aca_reg_idx ACA_REG_IDX_CTL ACA_REG_IDX_STATUS ACA_REG_IDX_ADDR ACA_REG_IDX_MISC0 ACA_REG_IDX_CONFIG ACA_REG_IDX_IPID ACA_REG_IDX_SYND ACA_REG_IDX_DESTAT ACA_REG_IDX_DEADDR ACA_REG_IDX_CTL_MASK ACA_REG_IDX_COUNT aca_bank_info aca_info pp_xgmi_plpd_mode XGMI_PLPD_NONE XGMI_PLPD_DISALLOW XGMI_PLPD_DEFAULT XGMI_PLPD_OPTIMIZED XGMI_PLPD_COUNT pp_pm_policy PP_PM_POLICY_NONE PP_PM_POLICY_SOC_PSTATE PP_PM_POLICY_XGMI_PLPD PP_PM_POLICY_NUM amdgpu_pcs_ras_field err_name pcs_err_mask pcs_err_shift amdgpu_xgmi_bw_mode AMDGPU_XGMI_BW_MODE_PER_LINK AMDGPU_XGMI_BW_MODE_PER_PEER amdgpu_xgmi_bw_unit AMDGPU_XGMI_BW_UNIT_GBYTES AMDGPU_XGMI_BW_UNIT_MBYTES bo_adev req_nps_mode inject_if instance_mask ras_error_status mask_value is_xgmi_pcs bw_unit global_link_num csa_addr ta_ras_enable_features_input ta_ras_disable_features_input ta_ras_init_flags poison_mode_en dgpu_mode channel_dis_num active_umc_mask ta_ras_cmd_input init_flags enable_features disable_features trigger_error reserve_pad amdgpu_ras_mca_block AMDGPU_RAS_MCA_BLOCK__MP0 AMDGPU_RAS_MCA_BLOCK__MP1 AMDGPU_RAS_MCA_BLOCK__MPIO AMDGPU_RAS_MCA_BLOCK__IOHC AMDGPU_RAS_MCA_BLOCK__LAST amdgpu_ras_ret AMDGPU_RAS_SUCCESS AMDGPU_RAS_FAIL AMDGPU_RAS_UE AMDGPU_RAS_CE AMDGPU_RAS_PT amdgpu_ras_error_query_mode AMDGPU_RAS_INVALID_ERROR_QUERY AMDGPU_RAS_DIRECT_ERROR_QUERY AMDGPU_RAS_FIRMWARE_ERROR_QUERY AMDGPU_RAS_VIRT_ERROR_COUNT_QUERY amdgpu_ras_err_status_reg_entry ip_inst seg_lo reg_lo seg_hi reg_hi reg_inst block_name amdgpu_ras_memory_id_entry memory_id ras_event_type RAS_EVENT_TYPE_INVALID RAS_EVENT_TYPE_FATAL RAS_EVENT_TYPE_POISON_CREATION RAS_EVENT_TYPE_POISON_CONSUMPTION RAS_EVENT_TYPE_COUNT ras_event_id ras_query_context evid ras_err_pages ras_ecc_err pa_pfn err_pages ras_err_info mcm_info ras_err_node ras_badpage ras_fs_if ras_inject_if ras_dispatch_if ras_debug_if amdgpu_ras_block_list ras_obj amdgpu_ras_retire_page_reservation AMDGPU_RAS_RETIRE_PAGE_RESERVED AMDGPU_RAS_RETIRE_PAGE_PENDING AMDGPU_RAS_RETIRE_PAGE_FAULT mce_notifier_adev_list mem_list mem_list_size reg_entry err_cnt err_type_name ras_block_obj error_query_mode ras_con init_bp_info delayed_ms new_cnt from_rom nps query_info qctx query_if ras_mgr blk_name is_ue is_de period_ns die_kset IP_DISCOVERY GC HARVEST_INFO VCN_INFO MALL_INFO NPS_INFO TOTAL_TABLES table_info binary_header binary_signature binary_checksum binary_size table_list die_info die_offset base_addr_64_bit ip_discovery_header num_dies number_instance num_base_address harvest __empty_base_address __empty_base_address_64 base_address_64 ip_v4 instance_number sub_revision die_header num_ips gpu_info_header gc_info_v1_0 gc_num_wgp0_per_sa gc_num_wgp1_per_sa gc_num_gl2c gc_num_sc_per_se gc_num_sa_per_se gc_num_packer_per_sc gc_num_gl2a gc_info_v1_1 gc_info_v1_2 gc_info_v1_3 gc_info_v2_0 gc_info_v2_1 gc_num_tcp_per_sh harvest_info_header harvest_info harvest_table mall_info_header mall_info_v1_0 mall_size_per_m m_s_present m_mall_config mall_info_v2_0 mall_size_per_umc vcn_info_header av1_disabled vp9_disabled hevc_disabled h264_disabled _fuse_data all_bits vcn_instance_info_v1_0 instance_num fuse_data vcn_info_v1_0 num_of_instances instance_info nps_info_header nps_instance_info_v1_0 nps_info_v1_0 nps_type ip_hw_instance num_instance num_base_addresses ip_hw_id hw_id_kset ip_die_entry ip_kset ip_hw_instance_attr ip_die_entry_attribute gc_info v1_2 v1_3 mall_info vcn_info nps_info range_cnt _ip_offset reg_base_64 vcn_harvest_count umc_harvest_count amdgpu_ras_gpu_health_status GPU_HEALTH_USABLE GPU_RETIRED__ECC_REACH_THRESHOLD umc_func addr_out dump_addr pa_addr ecc_tree ecc_err channel_index numbytes i2c_flag fru_addr ta_rap_status TA_RAP_STATUS__SUCCESS TA_RAP_STATUS__ERROR_GENERIC_FAILURE TA_RAP_STATUS__ERROR_CMD_NOT_SUPPORTED TA_RAP_STATUS__ERROR_INVALID_VALIDATION_METHOD TA_RAP_STATUS__ERROR_NULL_POINTER TA_RAP_STATUS__ERROR_NOT_INITIALIZED TA_RAP_STATUS__ERROR_VALIDATION_FAILED TA_RAP_STATUS__ERROR_ASIC_NOT_SUPPORTED TA_RAP_STATUS__ERROR_OPERATION_NOT_PERMISSABLE TA_RAP_STATUS__ERROR_ALREADY_INIT ta_rap_cmd_input_data ta_rap_cmd_output_data last_subsection num_total_validate num_valid last_validate_addr last_validate_val last_validate_val_exptd ta_rap_cmd_input ta_rap_cmd_output ta_rap_shared_memory validation_method_id resp_id rap_status rap_in_message rap_out_message FW_ATT_DB_HEADER AttDbVersion AttDbCookie FW_ATT_RECORD AttFwIdV1 AttFwIdV2 AttFWVersion AttFWActiveFunctionID AttSource RecordValid AttFwTaId ta_securedisplay_command TA_SECUREDISPLAY_COMMAND__QUERY_TA TA_SECUREDISPLAY_COMMAND__SEND_ROI_CRC TA_SECUREDISPLAY_COMMAND__SEND_ROI_CRC_V2 TA_SECUREDISPLAY_COMMAND__MAX_ID ta_securedisplay_status TA_SECUREDISPLAY_STATUS__SUCCESS TA_SECUREDISPLAY_STATUS__GENERIC_FAILURE TA_SECUREDISPLAY_STATUS__INVALID_PARAMETER TA_SECUREDISPLAY_STATUS__NULL_POINTER TA_SECUREDISPLAY_STATUS__I2C_WRITE_ERROR TA_SECUREDISPLAY_STATUS__READ_DIO_SCRATCH_ERROR TA_SECUREDISPLAY_STATUS__READ_CRC_ERROR TA_SECUREDISPLAY_STATUS__I2C_INIT_ERROR TA_SECUREDISPLAY_STATUS__MAX ta_securedisplay_phy_ID TA_SECUREDISPLAY_PHY0 TA_SECUREDISPLAY_PHY1 TA_SECUREDISPLAY_PHY2 TA_SECUREDISPLAY_PHY3 TA_SECUREDISPLAY_MAX_PHY ta_securedisplay_send_roi_crc_input ta_securedisplay_send_roi_crc_v2_input roi_idx ta_securedisplay_cmd_input send_roi_crc send_roi_crc_v2 ta_securedisplay_query_ta_output query_cmd_ret ta_securedisplay_send_roi_crc_output i2c_buf ta_securedisplay_send_roi_crc_v2_output ta_securedisplay_cmd_output query_ta ta_securedisplay_cmd securedisplay_in_message securedisplay_out_message command_id eeprom_addr eeprom_buf mca_reg_idx MCA_REG_IDX_STATUS MCA_REG_IDX_ADDR MCA_REG_IDX_MISC0 MCA_REG_IDX_IPID MCA_REG_IDX_SYND MCA_REG_IDX_COUNT mca_bank_node mc_status_addr shared_buf_len amdgpu_mux_chunk cntl_offset de_offset ce_offset ring_info hw_pio ring_name s_end AMDGPU_XCP_STATE AMDGPU_XCP_PREPARE_SUSPEND AMDGPU_XCP_SUSPEND AMDGPU_XCP_PREPARE_RESUME AMDGPU_XCP_RESUME amdgpu_xcp_res_sysfs_attribute init_mode init_num_xcps xcp_funcs aca_hwip aca_bank_node aca_banks nr_banks aca_bank_error bank_handler_t aca_regs_dump aca_dump_context err_codes ras_info aerr drm_print_iterator amdgpu_coredump_info reset_task_info skip_vram_check reset_vram_lost vram_lost exceed_err_threshold latent_err flag_mask cper_sec_desc sec_offset sec_length revision_minor revision_major fw_id err_info_cnt err_context_cnt cper_sec_nonstd_err_hdr ms_chk target_addr_id instr_ptr err_type_valid pcc_valid uncorr_valid precise_ip_valid restartable_ip_valid overflow_valid pcc precised_ip restartable_ip ms_chk_bits ms_chk_mask cper_sec_nonstd_err_info cper_sec_nonstd_err_ctx reg_dump cper_sec_nonstd_err cper_sec_crashdump_hdr cper_sec_crashdump_reg_data status_lo status_hi ipid_lo ipid_hi synd_lo synd_hi cper_sec_crashdump_body_fatal cper_sec_crashdump_fatal amdgpu_cper_type AMDGPU_CPER_TYPE_RUNTIME AMDGPU_CPER_TYPE_FATAL AMDGPU_CPER_TYPE_BOOT AMDGPU_CPER_TYPE_BP_THRESHOLD bank_count amdgpu_pmu_perf_type AMDGPU_PMU_PERF_TYPE_NONE AMDGPU_PMU_PERF_TYPE_DF AMDGPU_PMU_PERF_TYPE_ALL amdgpu_pmu_event_config_type AMDGPU_PMU_EVENT_CONFIG_TYPE_NONE AMDGPU_PMU_EVENT_CONFIG_TYPE_DF AMDGPU_PMU_EVENT_CONFIG_TYPE_XGMI AMDGPU_PMU_EVENT_CONFIG_TYPE_MAX amdgpu_pmu_event_attribute amdgpu_pmu_entry pmu_perf_type pmu_type_name pmu_file_prefix fmt_attr_group fmt_attr evt_attr_group evt_attr amdgpu_pmu_attr amdgpu_pmu_type num_of_type amdgpu_pmu_config num_formats num_events pmu_entry PP_GROUP_UNKNOWN PP_GROUP_GFX PP_GROUP_SYS PP_GROUP_MAX AMDGPU_DOORBELL_ASSIGNMENT AMDGPU_DOORBELL_KIQ AMDGPU_DOORBELL_HIQ AMDGPU_DOORBELL_DIQ AMDGPU_DOORBELL_MEC_RING0 AMDGPU_DOORBELL_MEC_RING1 AMDGPU_DOORBELL_MEC_RING2 AMDGPU_DOORBELL_MEC_RING3 AMDGPU_DOORBELL_MEC_RING4 AMDGPU_DOORBELL_MEC_RING5 AMDGPU_DOORBELL_MEC_RING6 AMDGPU_DOORBELL_MEC_RING7 AMDGPU_DOORBELL_GFX_RING0 AMDGPU_DOORBELL_sDMA_ENGINE0 AMDGPU_DOORBELL_sDMA_ENGINE1 AMDGPU_DOORBELL_IH AMDGPU_DOORBELL_MAX_ASSIGNMENT AMDGPU_DOORBELL_INVALID amdgpu_allowed_register_entry grbm_indexed count0 cntl_reg status_reg se_num sh_num indexed codecs idh_event IDH_CLR_MSG_BUF IDH_READY_TO_ACCESS_GPU IDH_FLR_NOTIFICATION IDH_FLR_NOTIFICATION_CMPL IDH_TEXT_MESSAGE kfd_mmio_remap KFD_MMIO_REMAP_HDP_MEM_FLUSH_CNTL KFD_MMIO_REMAP_HDP_REG_FLUSH_CNTL soc15_reg_golden and_mask or_mask soc15_allowed_register_entry soc15_ih_clientid SOC15_IH_CLIENTID_IH SOC15_IH_CLIENTID_ACP SOC15_IH_CLIENTID_ATHUB SOC15_IH_CLIENTID_BIF SOC15_IH_CLIENTID_DCE SOC15_IH_CLIENTID_ISP SOC15_IH_CLIENTID_PCIE0 SOC15_IH_CLIENTID_RLC SOC15_IH_CLIENTID_SDMA0 SOC15_IH_CLIENTID_SDMA1 SOC15_IH_CLIENTID_SE0SH SOC15_IH_CLIENTID_SE1SH SOC15_IH_CLIENTID_SE2SH SOC15_IH_CLIENTID_SE3SH SOC15_IH_CLIENTID_UVD1 SOC15_IH_CLIENTID_THM SOC15_IH_CLIENTID_UVD SOC15_IH_CLIENTID_VCE0 SOC15_IH_CLIENTID_VMC SOC15_IH_CLIENTID_XDMA SOC15_IH_CLIENTID_GRBM_CP SOC15_IH_CLIENTID_ATS SOC15_IH_CLIENTID_ROM_SMUIO SOC15_IH_CLIENTID_DF SOC15_IH_CLIENTID_VCE1 SOC15_IH_CLIENTID_PWR SOC15_IH_CLIENTID_RESERVED SOC15_IH_CLIENTID_UTCL2 SOC15_IH_CLIENTID_EA SOC15_IH_CLIENTID_UTCL2LOG SOC15_IH_CLIENTID_MP0 SOC15_IH_CLIENTID_MP1 SOC15_IH_CLIENTID_MAX SOC15_IH_CLIENTID_VCN SOC15_IH_CLIENTID_VCN1 SOC15_IH_CLIENTID_SDMA2 SOC15_IH_CLIENTID_SDMA3 SOC15_IH_CLIENTID_SDMA3_Sienna_Cichlid SOC15_IH_CLIENTID_SDMA4 SOC15_IH_CLIENTID_SDMA5 SOC15_IH_CLIENTID_SDMA6 SOC15_IH_CLIENTID_SDMA7 SOC15_IH_CLIENTID_VMC1 IDH_SUCCESS IDH_FAIL IDH_QUERY_ALIVE IDH_REQ_GPU_INIT_DATA_READY IDH_RAS_POISON_READY IDH_PF_SOFT_FLR_NOTIFICATION IDH_RAS_ERROR_DETECTED AMDGPU_DOORBELL64_ASSIGNMENT AMDGPU_DOORBELL64_KIQ AMDGPU_DOORBELL64_HIQ AMDGPU_DOORBELL64_DIQ AMDGPU_DOORBELL64_MEC_RING0 AMDGPU_DOORBELL64_MEC_RING1 AMDGPU_DOORBELL64_MEC_RING2 AMDGPU_DOORBELL64_MEC_RING3 AMDGPU_DOORBELL64_MEC_RING4 AMDGPU_DOORBELL64_MEC_RING5 AMDGPU_DOORBELL64_MEC_RING6 AMDGPU_DOORBELL64_MEC_RING7 AMDGPU_DOORBELL64_USERQUEUE_START AMDGPU_DOORBELL64_USERQUEUE_END AMDGPU_DOORBELL64_GFX_RING0 AMDGPU_DOORBELL64_sDMA_ENGINE0 AMDGPU_DOORBELL64_sDMA_HI_PRI_ENGINE0 AMDGPU_DOORBELL64_sDMA_ENGINE1 AMDGPU_DOORBELL64_sDMA_HI_PRI_ENGINE1 AMDGPU_DOORBELL64_IH AMDGPU_DOORBELL64_IH_RING1 AMDGPU_DOORBELL64_IH_RING2 AMDGPU_DOORBELL64_VCN0_1 AMDGPU_DOORBELL64_VCN2_3 AMDGPU_DOORBELL64_VCN4_5 AMDGPU_DOORBELL64_VCN6_7 AMDGPU_DOORBELL64_UVD_RING0_1 AMDGPU_DOORBELL64_UVD_RING2_3 AMDGPU_DOORBELL64_UVD_RING4_5 AMDGPU_DOORBELL64_UVD_RING6_7 AMDGPU_DOORBELL64_VCE_RING0_1 AMDGPU_DOORBELL64_VCE_RING2_3 AMDGPU_DOORBELL64_VCE_RING4_5 AMDGPU_DOORBELL64_VCE_RING6_7 AMDGPU_DOORBELL64_FIRST_NON_CP AMDGPU_DOORBELL64_LAST_NON_CP AMDGPU_DOORBELL64_MAX_ASSIGNMENT AMDGPU_DOORBELL64_INVALID IP_BASE_INSTANCE IP_BASE AMDGPU_VEGA20_DOORBELL_ASSIGNMENT AMDGPU_VEGA20_DOORBELL_KIQ AMDGPU_VEGA20_DOORBELL_HIQ AMDGPU_VEGA20_DOORBELL_DIQ AMDGPU_VEGA20_DOORBELL_MEC_RING0 AMDGPU_VEGA20_DOORBELL_MEC_RING1 AMDGPU_VEGA20_DOORBELL_MEC_RING2 AMDGPU_VEGA20_DOORBELL_MEC_RING3 AMDGPU_VEGA20_DOORBELL_MEC_RING4 AMDGPU_VEGA20_DOORBELL_MEC_RING5 AMDGPU_VEGA20_DOORBELL_MEC_RING6 AMDGPU_VEGA20_DOORBELL_MEC_RING7 AMDGPU_VEGA20_DOORBELL_USERQUEUE_START AMDGPU_VEGA20_DOORBELL_USERQUEUE_END AMDGPU_VEGA20_DOORBELL_GFX_RING0 AMDGPU_VEGA20_DOORBELL_sDMA_ENGINE0 AMDGPU_VEGA20_DOORBELL_sDMA_ENGINE1 AMDGPU_VEGA20_DOORBELL_sDMA_ENGINE2 AMDGPU_VEGA20_DOORBELL_sDMA_ENGINE3 AMDGPU_VEGA20_DOORBELL_sDMA_ENGINE4 AMDGPU_VEGA20_DOORBELL_sDMA_ENGINE5 AMDGPU_VEGA20_DOORBELL_sDMA_ENGINE6 AMDGPU_VEGA20_DOORBELL_sDMA_ENGINE7 AMDGPU_VEGA20_DOORBELL_IH AMDGPU_VEGA20_DOORBELL64_VCN0_1 AMDGPU_VEGA20_DOORBELL64_VCN2_3 AMDGPU_VEGA20_DOORBELL64_VCN4_5 AMDGPU_VEGA20_DOORBELL64_VCN6_7 AMDGPU_VEGA20_DOORBELL64_VCN8_9 AMDGPU_VEGA20_DOORBELL64_VCNa_b AMDGPU_VEGA20_DOORBELL64_VCNc_d AMDGPU_VEGA20_DOORBELL64_VCNe_f AMDGPU_VEGA20_DOORBELL64_UVD_RING0_1 AMDGPU_VEGA20_DOORBELL64_UVD_RING2_3 AMDGPU_VEGA20_DOORBELL64_UVD_RING4_5 AMDGPU_VEGA20_DOORBELL64_UVD_RING6_7 AMDGPU_VEGA20_DOORBELL64_VCE_RING0_1 AMDGPU_VEGA20_DOORBELL64_VCE_RING2_3 AMDGPU_VEGA20_DOORBELL64_VCE_RING4_5 AMDGPU_VEGA20_DOORBELL64_VCE_RING6_7 AMDGPU_VEGA20_DOORBELL64_FIRST_NON_CP AMDGPU_VEGA20_DOORBELL64_LAST_NON_CP AMDGPU_VEGA20_DOORBELL_XCC1_KIQ_START AMDGPU_VEGA20_DOORBELL_XCC1_MEC_RING0_START AMDGPU_VEGA20_DOORBELL_AID1_sDMA_START AMDGPU_VEGA20_DOORBELL_MAX_ASSIGNMENT AMDGPU_VEGA20_DOORBELL_INVALID IDH_REQ_RAS_ERROR_COUNT IDH_REQ_RAS_CPER_DUMP AMDGPU_NAVI10_DOORBELL_ASSIGNMENT AMDGPU_NAVI10_DOORBELL_KIQ AMDGPU_NAVI10_DOORBELL_HIQ AMDGPU_NAVI10_DOORBELL_DIQ AMDGPU_NAVI10_DOORBELL_MEC_RING0 AMDGPU_NAVI10_DOORBELL_MEC_RING1 AMDGPU_NAVI10_DOORBELL_MEC_RING2 AMDGPU_NAVI10_DOORBELL_MEC_RING3 AMDGPU_NAVI10_DOORBELL_MEC_RING4 AMDGPU_NAVI10_DOORBELL_MEC_RING5 AMDGPU_NAVI10_DOORBELL_MEC_RING6 AMDGPU_NAVI10_DOORBELL_MEC_RING7 AMDGPU_NAVI10_DOORBELL_MES_RING0 AMDGPU_NAVI10_DOORBELL_MES_RING1 AMDGPU_NAVI10_DOORBELL_USERQUEUE_START AMDGPU_NAVI10_DOORBELL_USERQUEUE_END AMDGPU_NAVI10_DOORBELL_GFX_RING0 AMDGPU_NAVI10_DOORBELL_GFX_RING1 AMDGPU_NAVI10_DOORBELL_GFX_USERQUEUE_START AMDGPU_NAVI10_DOORBELL_GFX_USERQUEUE_END AMDGPU_NAVI10_DOORBELL_sDMA_ENGINE0 AMDGPU_NAVI10_DOORBELL_sDMA_ENGINE1 AMDGPU_NAVI10_DOORBELL_sDMA_ENGINE2 AMDGPU_NAVI10_DOORBELL_sDMA_ENGINE3 AMDGPU_NAVI10_DOORBELL_IH AMDGPU_NAVI10_DOORBELL64_VCN0_1 AMDGPU_NAVI10_DOORBELL64_VCN2_3 AMDGPU_NAVI10_DOORBELL64_VCN4_5 AMDGPU_NAVI10_DOORBELL64_VCN6_7 AMDGPU_NAVI10_DOORBELL64_VCN8_9 AMDGPU_NAVI10_DOORBELL64_VCNa_b AMDGPU_NAVI10_DOORBELL64_VCNc_d AMDGPU_NAVI10_DOORBELL64_VCNe_f AMDGPU_NAVI10_DOORBELL64_VPE AMDGPU_NAVI10_DOORBELL64_FIRST_NON_CP AMDGPU_NAVI10_DOORBELL64_LAST_NON_CP AMDGPU_NAVI10_DOORBELL_MAX_ASSIGNMENT AMDGPU_NAVI10_DOORBELL_INVALID IDH_RAS_ERROR_COUNT_READY IDH_RAS_CPER_DUMP_READY vf_rptr smu_event_type SMU_EVENT_RESET_COMPLETE reset_ctl num_reader_wm_sets reader_wm_sets num_writer_wm_sets writer_wm_sets displayClockInKhz dppClockInKhz phyClockInKhz pixelClockInKhz dscClockInKhz fabricClockInKhz socClockInKhz dcfClockInKhz uClockInKhz DcfClocks SocClocks FClocks MemClocks VClocks DClocks VPEClocks pp_smu_wm_set_range min_fill_clk_mhz max_fill_clk_mhz min_drain_clk_mhz max_drain_clk_mhz wm_inst wm_type dpm_clock Freq Vol smu_clk_type SMU_GFXCLK SMU_VCLK SMU_DCLK SMU_VCLK1 SMU_DCLK1 SMU_ECLK SMU_SOCCLK SMU_UCLK SMU_DCEFCLK SMU_DISPCLK SMU_PIXCLK SMU_PHYCLK SMU_FCLK SMU_SCLK SMU_MCLK SMU_PCIE SMU_LCLK SMU_OD_CCLK SMU_OD_SCLK SMU_OD_MCLK SMU_OD_VDDC_CURVE SMU_OD_RANGE SMU_OD_VDDGFX_OFFSET SMU_OD_FAN_CURVE SMU_OD_ACOUSTIC_LIMIT SMU_OD_ACOUSTIC_TARGET SMU_OD_FAN_TARGET_TEMPERATURE SMU_OD_FAN_MINIMUM_PWM SMU_OD_FAN_ZERO_RPM_ENABLE SMU_OD_FAN_ZERO_RPM_STOP_TEMP SMU_CLK_COUNT smu_table_id SMU_TABLE_PPTABLE SMU_TABLE_WATERMARKS SMU_TABLE_CUSTOM_DPM SMU_TABLE_DPMCLOCKS SMU_TABLE_AVFS SMU_TABLE_AVFS_PSM_DEBUG SMU_TABLE_AVFS_FUSE_OVERRIDE SMU_TABLE_PMSTATUSLOG SMU_TABLE_SMU_METRICS SMU_TABLE_DRIVER_SMU_CONFIG SMU_TABLE_ACTIVITY_MONITOR_COEFF SMU_TABLE_OVERDRIVE SMU_TABLE_I2C_COMMANDS SMU_TABLE_PACE SMU_TABLE_ECCINFO SMU_TABLE_COMBO_PPTABLE SMU_TABLE_WIFIBAND SMU_TABLE_COUNT soc21_ih_clientid SOC21_IH_CLIENTID_IH SOC21_IH_CLIENTID_ATHUB SOC21_IH_CLIENTID_BIF SOC21_IH_CLIENTID_DCN SOC21_IH_CLIENTID_ISP SOC21_IH_CLIENTID_MP3 SOC21_IH_CLIENTID_RLC SOC21_IH_CLIENTID_GFX SOC21_IH_CLIENTID_IMU SOC21_IH_CLIENTID_VCN1 SOC21_IH_CLIENTID_THM SOC21_IH_CLIENTID_VCN SOC21_IH_CLIENTID_VPE1 SOC21_IH_CLIENTID_VMC SOC21_IH_CLIENTID_GRBM_CP SOC21_IH_CLIENTID_ROM_SMUIO SOC21_IH_CLIENTID_DF SOC21_IH_CLIENTID_VPE SOC21_IH_CLIENTID_PWR SOC21_IH_CLIENTID_LSDMA SOC21_IH_CLIENTID_MP0 SOC21_IH_CLIENTID_MP1 SOC21_IH_CLIENTID_MAX supp_modes amdgpu_reg_state_header structure_size state_type amdgpu_reg_inst_state AMDGPU_INST_S_OK AMDGPU_INST_S_EDISABLED AMDGPU_INST_S_EACCESS amdgpu_smn_reg_data amdgpu_reg_inst_header num_smn_regs amdgpu_regs_xgmi_v1_0 inst_header smn_reg_values amdgpu_reg_state_xgmi_v1_0 common_header xgmi_state_regs amdgpu_regs_wafl_v1_0 amdgpu_reg_state_wafl_v1_0 wafl_state_regs amdgpu_regs_pcie_v1_0 sub_bus_number_latency pcie_corr_err_status pcie_uncorr_err_status amdgpu_reg_state_pcie_v1_0 pci_state_regs amdgpu_regs_usr_v1_0 amdgpu_reg_state_usr_v1_0 usr_state_regs AMDGPU_DOORBELL_ASSIGNMENT_LAYOUT1 AMDGPU_DOORBELL_LAYOUT1_KIQ_START AMDGPU_DOORBELL_LAYOUT1_HIQ AMDGPU_DOORBELL_LAYOUT1_DIQ AMDGPU_DOORBELL_LAYOUT1_MEC_RING_START AMDGPU_DOORBELL_LAYOUT1_MEC_RING_END AMDGPU_DOORBELL_LAYOUT1_USERQUEUE_START AMDGPU_DOORBELL_LAYOUT1_USERQUEUE_END AMDGPU_DOORBELL_LAYOUT1_XCC_RANGE AMDGPU_DOORBELL_LAYOUT1_sDMA_ENGINE_START AMDGPU_DOORBELL_LAYOUT1_sDMA_ENGINE_END AMDGPU_DOORBELL_LAYOUT1_IH AMDGPU_DOORBELL_LAYOUT1_VCN_START AMDGPU_DOORBELL_LAYOUT1_VCN_END AMDGPU_DOORBELL_LAYOUT1_FIRST_NON_CP AMDGPU_DOORBELL_LAYOUT1_LAST_NON_CP AMDGPU_DOORBELL_LAYOUT1_MAX_ASSIGNMENT AMDGPU_DOORBELL_LAYOUT1_INVALID amdgpu_numa_info aqua_reg_list incrx ext_id scheds sel_xcp_id inst_idx DF_V1_7_MGCG DF_V1_7_MGCG_DISABLE DF_V1_7_MGCG_ENABLE_00_CYCLE_DELAY DF_V1_7_MGCG_ENABLE_01_CYCLE_DELAY DF_V1_7_MGCG_ENABLE_15_CYCLE_DELAY DF_V1_7_MGCG_ENABLE_31_CYCLE_DELAY DF_V1_7_MGCG_ENABLE_63_CYCLE_DELAY DF_V3_6_MGCG DF_V3_6_MGCG_DISABLE DF_V3_6_MGCG_ENABLE_00_CYCLE_DELAY DF_V3_6_MGCG_ENABLE_01_CYCLE_DELAY DF_V3_6_MGCG_ENABLE_15_CYCLE_DELAY DF_V3_6_MGCG_ENABLE_31_CYCLE_DELAY DF_V3_6_MGCG_ENABLE_63_CYCLE_DELAY counter_idx is_remove lo_base_addr hi_base_addr lo_val hi_val is_enable lo_addr hi_addr ficaa_val ficadl_val ficadh_val MTYPE MTYPE_NC MTYPE_WC MTYPE_RW MTYPE_CC MTYPE_UC page_table_base soc15_reg_entry soc15_ras_field_entry sec_count_mask sec_count_shift ded_count_mask ded_count_shift hubid MTYPE_C_RW_US MTYPE_RESERVED_1 MTYPE_C_RO_S MTYPE_C_RW_S MTYPE_RESERVED_5 MTYPE_C_RO_US MTYPE_RESERVED_7 TCC_MTYPE amdgpu_mmhub_ras_memory_id AMDGPU_MMHUB_WGMI_PAGEMEM AMDGPU_MMHUB_RGMI_PAGEMEM AMDGPU_MMHUB_WDRAM_PAGEMEM AMDGPU_MMHUB_RDRAM_PAGEMEM AMDGPU_MMHUB_WIO_CMDMEM AMDGPU_MMHUB_RIO_CMDMEM AMDGPU_MMHUB_WGMI_CMDMEM AMDGPU_MMHUB_RGMI_CMDMEM AMDGPU_MMHUB_WDRAM_CMDMEM AMDGPU_MMHUB_RDRAM_CMDMEM AMDGPU_MMHUB_MAM_DMEM0 AMDGPU_MMHUB_MAM_DMEM1 AMDGPU_MMHUB_MAM_DMEM2 AMDGPU_MMHUB_MAM_DMEM3 AMDGPU_MMHUB_WRET_TAGMEM AMDGPU_MMHUB_RRET_TAGMEM AMDGPU_MMHUB_WIO_DATAMEM AMDGPU_MMHUB_WGMI_DATAMEM AMDGPU_MMHUB_WDRAM_DATAMEM AMDGPU_MMHUB_MEMORY_BLOCK_LAST ras_err_status umc_reg_offset mc_umc_status channelnum_map_colbit col_bit soc_pa check_error_type_func addr_in interrupt_node_id_per_aid AID0_NODEID XCD0_NODEID XCD1_NODEID AID1_NODEID XCD2_NODEID XCD3_NODEID AID2_NODEID XCD4_NODEID XCD5_NODEID AID3_NODEID XCD6_NODEID XCD7_NODEID NODEID_MAX num_dw ras_command TA_RAS_COMMAND__ENABLE_FEATURES TA_RAS_COMMAND__DISABLE_FEATURES TA_RAS_COMMAND__TRIGGER_ERROR TA_RAS_COMMAND__QUERY_BLOCK_INFO TA_RAS_COMMAND__QUERY_SUB_BLOCK_INFO TA_RAS_COMMAND__QUERY_ADDRESS ta_ras_status TA_RAS_STATUS__SUCCESS TA_RAS_STATUS__RESET_NEEDED TA_RAS_STATUS__ERROR_INVALID_PARAMETER TA_RAS_STATUS__ERROR_RAS_NOT_AVAILABLE TA_RAS_STATUS__ERROR_RAS_DUPLICATE_CMD TA_RAS_STATUS__ERROR_INJECTION_FAILED TA_RAS_STATUS__ERROR_ASD_READ_WRITE TA_RAS_STATUS__ERROR_TOGGLE_DF_CSTATE TA_RAS_STATUS__ERROR_TIMEOUT TA_RAS_STATUS__ERROR_BLOCK_DISABLED TA_RAS_STATUS__ERROR_GENERIC TA_RAS_STATUS__ERROR_RAS_MMHUB_INIT TA_RAS_STATUS__ERROR_GET_DEV_INFO TA_RAS_STATUS__ERROR_UNSUPPORTED_DEV TA_RAS_STATUS__ERROR_NOT_INITIALIZED TA_RAS_STATUS__ERROR_TEE_INTERNAL TA_RAS_STATUS__ERROR_UNSUPPORTED_FUNCTION TA_RAS_STATUS__ERROR_SYS_DRV_REG_ACCESS TA_RAS_STATUS__ERROR_RAS_READ_WRITE TA_RAS_STATUS__ERROR_NULL_PTR TA_RAS_STATUS__ERROR_UNSUPPORTED_IP TA_RAS_STATUS__ERROR_PCS_STATE_QUIET TA_RAS_STATUS__ERROR_PCS_STATE_ERROR TA_RAS_STATUS__ERROR_PCS_STATE_HANG TA_RAS_STATUS__ERROR_PCS_STATE_UNKNOWN TA_RAS_STATUS__ERROR_UNSUPPORTED_ERROR_INJ TA_RAS_STATUS__TEE_ERROR_ACCESS_DENIED ta_ras_cmd_output ta_ras_shared_memory ras_status ras_in_message ras_out_message psp_firmware_header_v2_1 psp_aux_fw_bin_index psp_gfx_boot_config BOOT_CONFIG_GECC tee_error_code TEE_SUCCESS TEE_ERROR_CANCEL TEE_ERROR_NOT_SUPPORTED ta_command_xgmi TA_COMMAND_XGMI__INITIALIZE TA_COMMAND_XGMI__GET_NODE_ID TA_COMMAND_XGMI__GET_HIVE_ID TA_COMMAND_XGMI__GET_TOPOLOGY_INFO TA_COMMAND_XGMI__SET_TOPOLOGY_INFO TA_COMMAND_XGMI__GET_PEER_LINKS TA_COMMAND_XGMI__GET_EXTEND_PEER_LINKS ta_xgmi_status TA_XGMI_STATUS__SUCCESS TA_XGMI_STATUS__GENERIC_FAILURE TA_XGMI_STATUS__NULL_POINTER TA_XGMI_STATUS__INVALID_PARAMETER TA_XGMI_STATUS__NOT_INITIALIZED TA_XGMI_STATUS__INVALID_NODE_NUM TA_XGMI_STATUS__INVALID_NODE_ID TA_XGMI_STATUS__INVALID_TOPOLOGY TA_XGMI_STATUS__FAILED_ID_GEN TA_XGMI_STATUS__FAILED_TOPOLOGY_INIT TA_XGMI_STATUS__SET_SHARING_ERROR ta_xgmi_node_info ta_xgmi_peer_link_info ta_xgmi_extend_peer_link_info ta_xgmi_cmd_initialize_output ta_xgmi_cmd_get_node_id_output ta_xgmi_cmd_get_hive_id_output ta_xgmi_cmd_get_topology_info_input ta_xgmi_cmd_get_topology_info_output ta_xgmi_cmd_set_topology_info_input ta_xgmi_cmd_get_peer_link_info ta_xgmi_cmd_get_extend_peer_link_info ta_xgmi_cmd_input get_topology_info set_topology_info ta_xgmi_cmd_output get_node_id get_hive_id get_link_info get_extend_link_info ta_xgmi_shared_memory xgmi_status flag_extend_link_record caps_flag xgmi_in_message xgmi_out_message ta_rap_cmd TA_CMD_RAP__INITIALIZE TA_CMD_RAP__VALIDATE_L0 ta_rap_validation_method METHOD_A psp_memory_training_ops PSP_MEM_TRAIN_SEND_LONG_MSG PSP_MEM_TRAIN_SAVE PSP_MEM_TRAIN_RESTORE PSP_MEM_TRAIN_SEND_SHORT_MSG PSP_MEM_TRAIN_COLD_BOOT PSP_MEM_TRAIN_RESUME psp_runtime_entry_type PSP_RUNTIME_ENTRY_TYPE_INVALID PSP_RUNTIME_ENTRY_TYPE_TEST PSP_RUNTIME_ENTRY_TYPE_MGPU_COMMON PSP_RUNTIME_ENTRY_TYPE_MGPU_WAFL PSP_RUNTIME_ENTRY_TYPE_MGPU_XGMI PSP_RUNTIME_ENTRY_TYPE_BOOT_CONFIG PSP_RUNTIME_ENTRY_TYPE_PPTABLE_ERR_STATUS psp_runtime_data_header psp_runtime_entry psp_runtime_data_directory entry_count entry_list psp_runtime_boot_cfg_feature BOOT_CFG_FEATURE_GECC BOOT_CFG_FEATURE_TWO_STAGE_DRAM_TRAINING psp_runtime_scpm_authentication SCPM_DISABLE SCPM_ENABLE SCPM_ENABLE_WITH_SCPM_ERR psp_runtime_boot_cfg_entry psp_runtime_scpm_entry core_override_enable reg_override_enable perfmon_override_enable chip_name sos_hdr fence_mc_addr ucode_list ucode_count topology get_extended_data set_extended_data load_ta mem_ctx output_ptr msec_timeout check_changed db_entry psp_gfx_crtl_cmd_id GFX_CTRL_CMD_ID_INIT_RBI_RING GFX_CTRL_CMD_ID_INIT_GPCOM_RING GFX_CTRL_CMD_ID_DESTROY_RINGS GFX_CTRL_CMD_ID_CAN_INIT_RINGS GFX_CTRL_CMD_ID_ENABLE_INT GFX_CTRL_CMD_ID_DISABLE_INT GFX_CTRL_CMD_ID_MODE1_RST GFX_CTRL_CMD_ID_GBR_IH_SET GFX_CTRL_CMD_ID_CONSUME_CMD GFX_CTRL_CMD_ID_DESTROY_GPCOM_RING GFX_CTRL_CMD_ID_MAX psp_bootloader_cmd PSP_BL__LOAD_SYSDRV PSP_BL__LOAD_SOSDRV PSP_BL__LOAD_KEY_DATABASE PSP_BL__LOAD_SOCDRV PSP_BL__LOAD_DBGDRV PSP_BL__LOAD_HADDRV PSP_BL__LOAD_INTFDRV PSP_BL__LOAD_RASDRV PSP_BL__LOAD_IPKEYMGRDRV PSP_BL__DRAM_LONG_TRAIN PSP_BL__DRAM_SHORT_TRAIN PSP_BL__LOAD_TOS_SPL_TABLE PSP_BL__LOAD_SPDMDRV bl_cmd cea_sad byte2 SurfaceEndian ENDIAN_NONE ENDIAN_8IN16 ENDIAN_8IN32 ENDIAN_8IN64 ArrayMode ARRAY_LINEAR_GENERAL ARRAY_LINEAR_ALIGNED ARRAY_1D_TILED_THIN1 ARRAY_1D_TILED_THICK ARRAY_2D_TILED_THIN1 ARRAY_PRT_TILED_THIN1 ARRAY_PRT_2D_TILED_THIN1 ARRAY_2D_TILED_THICK ARRAY_2D_TILED_XTHICK ARRAY_PRT_TILED_THICK ARRAY_PRT_2D_TILED_THICK ARRAY_PRT_3D_TILED_THIN1 ARRAY_3D_TILED_THIN1 ARRAY_3D_TILED_THICK ARRAY_3D_TILED_XTHICK ARRAY_PRT_3D_TILED_THICK NonDispTilingOrder ADDR_SURF_MICRO_TILING_DISPLAY ADDR_SURF_MICRO_TILING_NON_DISPLAY vline dce10_wm_params dram_channels yclk disp_clk src_width blank_time interlaced num_heads bytes_per_pixel lb_size vtaps hot_x hot_y wm crtc_base block_offset max_error vblank_time amdgpu_kiq_irq AMDGPU_CP_KIQ_IRQ_DRIVER0 AMDGPU_CP_KIQ_IRQ_LAST no_delay queue_bit hpd_size max_se max_sh amdgpu_gds_reg_offset amdgpu_cp_irq AMDGPU_CP_IRQ_GFX_ME0_PIPE0_EOP AMDGPU_CP_IRQ_GFX_ME0_PIPE1_EOP AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE0_EOP AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE1_EOP AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE2_EOP AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE3_EOP AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE0_EOP AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE1_EOP AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE2_EOP AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE3_EOP AMDGPU_CP_IRQ_LAST vi_mqd compute_dispatch_initiator compute_dim_x compute_dim_y compute_dim_z compute_start_x compute_start_y compute_start_z compute_num_thread_x compute_num_thread_y compute_num_thread_z compute_pipelinestat_enable compute_perfcount_enable compute_pgm_lo compute_pgm_hi compute_tba_lo compute_tba_hi compute_tma_lo compute_tma_hi compute_pgm_rsrc1 compute_pgm_rsrc2 compute_vmid compute_resource_limits compute_static_thread_mgmt_se0 compute_static_thread_mgmt_se1 compute_tmpring_size compute_static_thread_mgmt_se2 compute_static_thread_mgmt_se3 compute_restart_x compute_restart_y compute_restart_z compute_thread_trace_enable compute_misc_reserved compute_dispatch_id compute_threadgroup_id compute_relaunch compute_wave_restore_addr_lo compute_wave_restore_addr_hi compute_wave_restore_control reserved9 reserved10 reserved11 reserved12 reserved13 reserved14 reserved15 reserved16 reserved17 reserved18 reserved19 reserved20 reserved21 reserved22 reserved23 reserved24 reserved25 reserved26 reserved27 reserved28 reserved29 reserved30 reserved31 reserved33 reserved34 compute_user_data_0 compute_user_data_1 compute_user_data_2 compute_user_data_3 compute_user_data_4 compute_user_data_5 compute_user_data_6 compute_user_data_7 compute_user_data_8 compute_user_data_9 compute_user_data_10 compute_user_data_11 compute_user_data_12 compute_user_data_13 compute_user_data_14 compute_user_data_15 cp_compute_csinvoc_count_lo cp_compute_csinvoc_count_hi reserved35 reserved36 reserved37 cp_mqd_query_time_lo cp_mqd_query_time_hi cp_mqd_connect_start_time_lo cp_mqd_connect_start_time_hi cp_mqd_connect_end_time_lo cp_mqd_connect_end_time_hi cp_mqd_connect_end_wf_count cp_mqd_connect_end_pq_rptr cp_mqd_connect_endvi_sdma_mqd_pq_wptr cp_mqd_connect_end_ib_rptr reserved38 reserved39 cp_mqd_save_start_time_lo cp_mqd_save_start_time_hi cp_mqd_save_end_time_lo cp_mqd_save_end_time_hi cp_mqd_restore_start_time_lo cp_mqd_restore_start_time_hi cp_mqd_restore_end_time_lo cp_mqd_restore_end_time_hi disable_queue reserved41 gds_cs_ctxsw_cnt0 gds_cs_ctxsw_cnt1 gds_cs_ctxsw_cnt2 gds_cs_ctxsw_cnt3 reserved42 reserved43 cp_pq_exe_status_lo cp_pq_exe_status_hi cp_packet_id_lo cp_packet_id_hi cp_packet_exe_status_lo cp_packet_exe_status_hi gds_save_base_addr_lo gds_save_base_addr_hi gds_save_mask_lo gds_save_mask_hi ctx_save_base_addr_lo ctx_save_base_addr_hi dynamic_cu_mask_addr_lo dynamic_cu_mask_addr_hi cp_mqd_base_addr_lo cp_mqd_base_addr_hi cp_hqd_active cp_hqd_vmid cp_hqd_persistent_state cp_hqd_pipe_priority cp_hqd_queue_priority cp_hqd_quantum cp_hqd_pq_base_lo cp_hqd_pq_base_hi cp_hqd_pq_rptr cp_hqd_pq_rptr_report_addr_lo cp_hqd_pq_rptr_report_addr_hi cp_hqd_pq_wptr_poll_addr_lo cp_hqd_pq_wptr_poll_addr_hi cp_hqd_pq_doorbell_control cp_hqd_pq_wptr cp_hqd_pq_control cp_hqd_ib_base_addr_lo cp_hqd_ib_base_addr_hi cp_hqd_ib_rptr cp_hqd_ib_control cp_hqd_iq_timer cp_hqd_iq_rptr cp_hqd_dequeue_request cp_hqd_dma_offload cp_hqd_sema_cmd cp_hqd_msg_type cp_hqd_atomic0_preop_lo cp_hqd_atomic0_preop_hi cp_hqd_atomic1_preop_lo cp_hqd_atomic1_preop_hi cp_hqd_hq_status0 cp_hqd_hq_control0 cp_mqd_control cp_hqd_hq_status1 cp_hqd_hq_control1 cp_hqd_eop_base_addr_lo cp_hqd_eop_base_addr_hi cp_hqd_eop_control cp_hqd_eop_rptr cp_hqd_eop_wptr cp_hqd_eop_done_events cp_hqd_ctx_save_base_addr_lo cp_hqd_ctx_save_base_addr_hi cp_hqd_ctx_save_control cp_hqd_cntl_stack_offset cp_hqd_cntl_stack_size cp_hqd_wg_state_offset cp_hqd_ctx_save_size cp_hqd_gds_resource_state cp_hqd_error cp_hqd_eop_wptr_mem cp_hqd_eop_dones reserved46 reserved47 reserved48 reserved49 reserved50 reserved51 reserved52 reserved53 reserved54 reserved55 iqtimer_pkt_header iqtimer_pkt_dw0 iqtimer_pkt_dw1 iqtimer_pkt_dw2 iqtimer_pkt_dw3 iqtimer_pkt_dw4 iqtimer_pkt_dw5 iqtimer_pkt_dw6 iqtimer_pkt_dw7 iqtimer_pkt_dw8 iqtimer_pkt_dw9 iqtimer_pkt_dw10 iqtimer_pkt_dw11 iqtimer_pkt_dw12 iqtimer_pkt_dw13 iqtimer_pkt_dw14 iqtimer_pkt_dw15 iqtimer_pkt_dw16 iqtimer_pkt_dw17 iqtimer_pkt_dw18 iqtimer_pkt_dw19 iqtimer_pkt_dw20 iqtimer_pkt_dw21 iqtimer_pkt_dw22 iqtimer_pkt_dw23 iqtimer_pkt_dw24 iqtimer_pkt_dw25 iqtimer_pkt_dw26 iqtimer_pkt_dw27 iqtimer_pkt_dw28 iqtimer_pkt_dw29 iqtimer_pkt_dw30 iqtimer_pkt_dw31 reserved56 reserved57 reserved58 set_resources_header set_resources_dw1 set_resources_dw2 set_resources_dw3 set_resources_dw4 set_resources_dw5 set_resources_dw6 set_resources_dw7 reserved59 reserved60 queue_doorbell_id0 queue_doorbell_id1 queue_doorbell_id2 queue_doorbell_id3 queue_doorbell_id4 queue_doorbell_id5 queue_doorbell_id6 queue_doorbell_id7 queue_doorbell_id8 queue_doorbell_id9 queue_doorbell_id10 queue_doorbell_id11 queue_doorbell_id12 queue_doorbell_id13 queue_doorbell_id14 queue_doorbell_id15 reserved_t vi_mqd_allocation mqd wptr_poll_mem rptr_report_mem dynamic_cu_mask dynamic_rb_mask vi_ce_ib_state ce_ib_completion_status ce_constegnine_count ce_ibOffset_ib1 ce_ibOffset_ib2 vi_de_ib_state ib_completion_status de_constEngine_count ib_offset_ib1 ib_offset_ib2 preamble_begin_ib1 preamble_begin_ib2 preamble_end_ib1 preamble_end_ib2 draw_indirect_baseLo draw_indirect_baseHi disp_indirect_baseLo disp_indirect_baseHi gds_backup_addrlo gds_backup_addrhi index_base_addrlo index_base_addrhi sample_cntl vi_ce_ib_state_chained_ib ce_chainib_addrlo_ib1 ce_chainib_addrlo_ib2 ce_chainib_addrhi_ib1 ce_chainib_addrhi_ib2 ce_chainib_size_ib1 ce_chainib_size_ib2 vi_de_ib_state_chained_ib chain_ib_addrlo_ib1 chain_ib_addrlo_ib2 chain_ib_addrhi_ib1 chain_ib_addrhi_ib2 chain_ib_size_ib1 chain_ib_size_ib2 chain_ib_pream_addrlo_ib1 chain_ib_pream_addrlo_ib2 chain_ib_pream_addrhi_ib1 chain_ib_pream_addrhi_ib2 SePairMap RASTER_CONFIG_SE_PAIR_MAP_0 RASTER_CONFIG_SE_PAIR_MAP_1 RASTER_CONFIG_SE_PAIR_MAP_2 RASTER_CONFIG_SE_PAIR_MAP_3 SeMap RASTER_CONFIG_SE_MAP_0 RASTER_CONFIG_SE_MAP_1 RASTER_CONFIG_SE_MAP_2 RASTER_CONFIG_SE_MAP_3 PkrMap RASTER_CONFIG_PKR_MAP_0 RASTER_CONFIG_PKR_MAP_1 RASTER_CONFIG_PKR_MAP_2 RASTER_CONFIG_PKR_MAP_3 RbMap RASTER_CONFIG_RB_MAP_0 RASTER_CONFIG_RB_MAP_1 RASTER_CONFIG_RB_MAP_2 RASTER_CONFIG_RB_MAP_3 SH_MEM_ADDRESS_MODE SH_MEM_ADDRESS_MODE_GPUVM64 SH_MEM_ADDRESS_MODE_GPUVM32 SH_MEM_ADDRESS_MODE_HSA64 SH_MEM_ADDRESS_MODE_HSA32 SH_MEM_ALIGNMENT_MODE SH_MEM_ALIGNMENT_MODE_DWORD SH_MEM_ALIGNMENT_MODE_DWORD_STRICT SH_MEM_ALIGNMENT_MODE_STRICT SH_MEM_ALIGNMENT_MODE_UNALIGNED VGT_EVENT_TYPE Reserved_0x00 SAMPLE_STREAMOUTSTATS1 SAMPLE_STREAMOUTSTATS2 SAMPLE_STREAMOUTSTATS3 CACHE_FLUSH_TS CONTEXT_DONE CACHE_FLUSH CS_PARTIAL_FLUSH VGT_STREAMOUT_SYNC Reserved_0x09 VGT_STREAMOUT_RESET END_OF_PIPE_INCR_DE END_OF_PIPE_IB_END RST_PIX_CNT Reserved_0x0E VS_PARTIAL_FLUSH PS_PARTIAL_FLUSH FLUSH_HS_OUTPUT FLUSH_LS_OUTPUT Reserved_0x13 CACHE_FLUSH_AND_INV_TS_EVENT ZPASS_DONE CACHE_FLUSH_AND_INV_EVENT PERFCOUNTER_START PERFCOUNTER_STOP PIPELINESTAT_START PIPELINESTAT_STOP PERFCOUNTER_SAMPLE FLUSH_ES_OUTPUT FLUSH_GS_OUTPUT SAMPLE_PIPELINESTAT SO_VGTSTREAMOUT_FLUSH SAMPLE_STREAMOUTSTATS RESET_VTX_CNT BLOCK_CONTEXT_DONE CS_CONTEXT_DONE VGT_FLUSH TGID_ROLLOVER SQ_NON_EVENT SC_SEND_DB_VPZ BOTTOM_OF_PIPE_TS FLUSH_SX_TS DB_CACHE_FLUSH_AND_INV FLUSH_AND_INV_DB_DATA_TS FLUSH_AND_INV_DB_META FLUSH_AND_INV_CB_DATA_TS FLUSH_AND_INV_CB_META CS_DONE PS_DONE FLUSH_AND_INV_CB_PIXEL_DATA SX_CB_RAT_ACK_REQUEST THREAD_TRACE_START THREAD_TRACE_STOP THREAD_TRACE_MARKER THREAD_TRACE_FLUSH THREAD_TRACE_FINISH PIXEL_PIPE_STAT_CONTROL PIXEL_PIPE_STAT_DUMP PIXEL_PIPE_STAT_RESET CONTEXT_SUSPEND OFFCHIP_HS_DEALLOC MicroTileMode ADDR_SURF_DISPLAY_MICRO_TILING ADDR_SURF_THIN_MICRO_TILING ADDR_SURF_DEPTH_MICRO_TILING ADDR_SURF_ROTATED_MICRO_TILING ADDR_SURF_THICK_MICRO_TILING TileSplit ADDR_SURF_TILE_SPLIT_64B ADDR_SURF_TILE_SPLIT_128B ADDR_SURF_TILE_SPLIT_256B ADDR_SURF_TILE_SPLIT_512B ADDR_SURF_TILE_SPLIT_1KB ADDR_SURF_TILE_SPLIT_2KB ADDR_SURF_TILE_SPLIT_4KB SampleSplit ADDR_SURF_SAMPLE_SPLIT_1 ADDR_SURF_SAMPLE_SPLIT_2 ADDR_SURF_SAMPLE_SPLIT_4 ADDR_SURF_SAMPLE_SPLIT_8 PipeConfig ADDR_SURF_P2 ADDR_SURF_P2_RESERVED0 ADDR_SURF_P2_RESERVED1 ADDR_SURF_P2_RESERVED2 ADDR_SURF_P4_8x16 ADDR_SURF_P4_16x16 ADDR_SURF_P4_16x32 ADDR_SURF_P4_32x32 ADDR_SURF_P8_16x16_8x16 ADDR_SURF_P8_16x32_8x16 ADDR_SURF_P8_32x32_8x16 ADDR_SURF_P8_16x32_16x16 ADDR_SURF_P8_32x32_16x16 ADDR_SURF_P8_32x32_16x32 ADDR_SURF_P8_32x64_32x32 ADDR_SURF_P8_RESERVED0 ADDR_SURF_P16_32x32_8x16 ADDR_SURF_P16_32x32_16x16 NumBanks ADDR_SURF_2_BANK ADDR_SURF_4_BANK ADDR_SURF_8_BANK ADDR_SURF_16_BANK BankWidth ADDR_SURF_BANK_WIDTH_1 ADDR_SURF_BANK_WIDTH_2 ADDR_SURF_BANK_WIDTH_4 ADDR_SURF_BANK_WIDTH_8 BankHeight ADDR_SURF_BANK_HEIGHT_1 ADDR_SURF_BANK_HEIGHT_2 ADDR_SURF_BANK_HEIGHT_4 ADDR_SURF_BANK_HEIGHT_8 MacroTileAspect ADDR_SURF_MACRO_ASPECT_1 ADDR_SURF_MACRO_ASPECT_2 ADDR_SURF_MACRO_ASPECT_4 ADDR_SURF_MACRO_ASPECT_8 MTYPE_NC_NV ENUM_NUM_SIMD_PER_CU NUM_SIMD_PER_CU BPM_REG_CGLS_EN BPM_REG_CGLS_ON BPM_REG_CGCG_OVERRIDE BPM_REG_MGCG_OVERRIDE BPM_REG_FGCG_OVERRIDE BPM_REG_FGCG_MAX from_wq no_fields rb_mask num_rb soc15_reg_rlcg amdgpu_ras_gfx_subblock AMDGPU_RAS_BLOCK__GFX_CPC_INDEX_START AMDGPU_RAS_BLOCK__GFX_CPC_SCRATCH AMDGPU_RAS_BLOCK__GFX_CPC_UCODE AMDGPU_RAS_BLOCK__GFX_DC_STATE_ME1 AMDGPU_RAS_BLOCK__GFX_DC_CSINVOC_ME1 AMDGPU_RAS_BLOCK__GFX_DC_RESTORE_ME1 AMDGPU_RAS_BLOCK__GFX_DC_STATE_ME2 AMDGPU_RAS_BLOCK__GFX_DC_CSINVOC_ME2 AMDGPU_RAS_BLOCK__GFX_DC_RESTORE_ME2 AMDGPU_RAS_BLOCK__GFX_CPC_INDEX_END AMDGPU_RAS_BLOCK__GFX_CPF_INDEX_START AMDGPU_RAS_BLOCK__GFX_CPF_ROQ_ME2 AMDGPU_RAS_BLOCK__GFX_CPF_ROQ_ME1 AMDGPU_RAS_BLOCK__GFX_CPF_TAG AMDGPU_RAS_BLOCK__GFX_CPF_INDEX_END AMDGPU_RAS_BLOCK__GFX_CPG_INDEX_START AMDGPU_RAS_BLOCK__GFX_CPG_DMA_ROQ AMDGPU_RAS_BLOCK__GFX_CPG_DMA_TAG AMDGPU_RAS_BLOCK__GFX_CPG_TAG AMDGPU_RAS_BLOCK__GFX_CPG_INDEX_END AMDGPU_RAS_BLOCK__GFX_GDS_INDEX_START AMDGPU_RAS_BLOCK__GFX_GDS_MEM AMDGPU_RAS_BLOCK__GFX_GDS_INPUT_QUEUE AMDGPU_RAS_BLOCK__GFX_GDS_OA_PHY_CMD_RAM_MEM AMDGPU_RAS_BLOCK__GFX_GDS_OA_PHY_DATA_RAM_MEM AMDGPU_RAS_BLOCK__GFX_GDS_OA_PIPE_MEM AMDGPU_RAS_BLOCK__GFX_GDS_INDEX_END AMDGPU_RAS_BLOCK__GFX_SPI_SR_MEM AMDGPU_RAS_BLOCK__GFX_SQ_INDEX_START AMDGPU_RAS_BLOCK__GFX_SQ_SGPR AMDGPU_RAS_BLOCK__GFX_SQ_LDS_D AMDGPU_RAS_BLOCK__GFX_SQ_LDS_I AMDGPU_RAS_BLOCK__GFX_SQ_VGPR AMDGPU_RAS_BLOCK__GFX_SQ_INDEX_END AMDGPU_RAS_BLOCK__GFX_SQC_INDEX_START AMDGPU_RAS_BLOCK__GFX_SQC_INDEX0_START AMDGPU_RAS_BLOCK__GFX_SQC_INST_UTCL1_LFIFO AMDGPU_RAS_BLOCK__GFX_SQC_DATA_CU0_WRITE_DATA_BUF AMDGPU_RAS_BLOCK__GFX_SQC_DATA_CU0_UTCL1_LFIFO AMDGPU_RAS_BLOCK__GFX_SQC_DATA_CU1_WRITE_DATA_BUF AMDGPU_RAS_BLOCK__GFX_SQC_DATA_CU1_UTCL1_LFIFO AMDGPU_RAS_BLOCK__GFX_SQC_DATA_CU2_WRITE_DATA_BUF AMDGPU_RAS_BLOCK__GFX_SQC_DATA_CU2_UTCL1_LFIFO AMDGPU_RAS_BLOCK__GFX_SQC_INDEX0_END AMDGPU_RAS_BLOCK__GFX_SQC_INDEX1_START AMDGPU_RAS_BLOCK__GFX_SQC_INST_BANKA_TAG_RAM AMDGPU_RAS_BLOCK__GFX_SQC_INST_BANKA_UTCL1_MISS_FIFO AMDGPU_RAS_BLOCK__GFX_SQC_INST_BANKA_MISS_FIFO AMDGPU_RAS_BLOCK__GFX_SQC_INST_BANKA_BANK_RAM AMDGPU_RAS_BLOCK__GFX_SQC_DATA_BANKA_TAG_RAM AMDGPU_RAS_BLOCK__GFX_SQC_DATA_BANKA_HIT_FIFO AMDGPU_RAS_BLOCK__GFX_SQC_DATA_BANKA_MISS_FIFO AMDGPU_RAS_BLOCK__GFX_SQC_DATA_BANKA_DIRTY_BIT_RAM AMDGPU_RAS_BLOCK__GFX_SQC_DATA_BANKA_BANK_RAM AMDGPU_RAS_BLOCK__GFX_SQC_INDEX1_END AMDGPU_RAS_BLOCK__GFX_SQC_INDEX2_START AMDGPU_RAS_BLOCK__GFX_SQC_INST_BANKB_TAG_RAM AMDGPU_RAS_BLOCK__GFX_SQC_INST_BANKB_UTCL1_MISS_FIFO AMDGPU_RAS_BLOCK__GFX_SQC_INST_BANKB_MISS_FIFO AMDGPU_RAS_BLOCK__GFX_SQC_INST_BANKB_BANK_RAM AMDGPU_RAS_BLOCK__GFX_SQC_DATA_BANKB_TAG_RAM AMDGPU_RAS_BLOCK__GFX_SQC_DATA_BANKB_HIT_FIFO AMDGPU_RAS_BLOCK__GFX_SQC_DATA_BANKB_MISS_FIFO AMDGPU_RAS_BLOCK__GFX_SQC_DATA_BANKB_DIRTY_BIT_RAM AMDGPU_RAS_BLOCK__GFX_SQC_DATA_BANKB_BANK_RAM AMDGPU_RAS_BLOCK__GFX_SQC_INDEX2_END AMDGPU_RAS_BLOCK__GFX_SQC_INDEX_END AMDGPU_RAS_BLOCK__GFX_TA_INDEX_START AMDGPU_RAS_BLOCK__GFX_TA_FS_DFIFO AMDGPU_RAS_BLOCK__GFX_TA_FS_AFIFO AMDGPU_RAS_BLOCK__GFX_TA_FL_LFIFO AMDGPU_RAS_BLOCK__GFX_TA_FX_LFIFO AMDGPU_RAS_BLOCK__GFX_TA_FS_CFIFO AMDGPU_RAS_BLOCK__GFX_TA_INDEX_END AMDGPU_RAS_BLOCK__GFX_TCA_INDEX_START AMDGPU_RAS_BLOCK__GFX_TCA_HOLE_FIFO AMDGPU_RAS_BLOCK__GFX_TCA_REQ_FIFO AMDGPU_RAS_BLOCK__GFX_TCA_INDEX_END AMDGPU_RAS_BLOCK__GFX_TCC_INDEX_START AMDGPU_RAS_BLOCK__GFX_TCC_INDEX0_START AMDGPU_RAS_BLOCK__GFX_TCC_CACHE_DATA AMDGPU_RAS_BLOCK__GFX_TCC_CACHE_DATA_BANK_0_1 AMDGPU_RAS_BLOCK__GFX_TCC_CACHE_DATA_BANK_1_0 AMDGPU_RAS_BLOCK__GFX_TCC_CACHE_DATA_BANK_1_1 AMDGPU_RAS_BLOCK__GFX_TCC_CACHE_DIRTY_BANK_0 AMDGPU_RAS_BLOCK__GFX_TCC_CACHE_DIRTY_BANK_1 AMDGPU_RAS_BLOCK__GFX_TCC_HIGH_RATE_TAG AMDGPU_RAS_BLOCK__GFX_TCC_LOW_RATE_TAG AMDGPU_RAS_BLOCK__GFX_TCC_INDEX0_END AMDGPU_RAS_BLOCK__GFX_TCC_INDEX1_START AMDGPU_RAS_BLOCK__GFX_TCC_IN_USE_DEC AMDGPU_RAS_BLOCK__GFX_TCC_IN_USE_TRANSFER AMDGPU_RAS_BLOCK__GFX_TCC_INDEX1_END AMDGPU_RAS_BLOCK__GFX_TCC_INDEX2_START AMDGPU_RAS_BLOCK__GFX_TCC_RETURN_DATA AMDGPU_RAS_BLOCK__GFX_TCC_RETURN_CONTROL AMDGPU_RAS_BLOCK__GFX_TCC_UC_ATOMIC_FIFO AMDGPU_RAS_BLOCK__GFX_TCC_WRITE_RETURN AMDGPU_RAS_BLOCK__GFX_TCC_WRITE_CACHE_READ AMDGPU_RAS_BLOCK__GFX_TCC_SRC_FIFO AMDGPU_RAS_BLOCK__GFX_TCC_SRC_FIFO_NEXT_RAM AMDGPU_RAS_BLOCK__GFX_TCC_CACHE_TAG_PROBE_FIFO AMDGPU_RAS_BLOCK__GFX_TCC_INDEX2_END AMDGPU_RAS_BLOCK__GFX_TCC_INDEX3_START AMDGPU_RAS_BLOCK__GFX_TCC_LATENCY_FIFO AMDGPU_RAS_BLOCK__GFX_TCC_LATENCY_FIFO_NEXT_RAM AMDGPU_RAS_BLOCK__GFX_TCC_INDEX3_END AMDGPU_RAS_BLOCK__GFX_TCC_INDEX4_START AMDGPU_RAS_BLOCK__GFX_TCC_WRRET_TAG_WRITE_RETURN AMDGPU_RAS_BLOCK__GFX_TCC_ATOMIC_RETURN_BUFFER AMDGPU_RAS_BLOCK__GFX_TCC_INDEX4_END AMDGPU_RAS_BLOCK__GFX_TCC_INDEX_END AMDGPU_RAS_BLOCK__GFX_TCI_WRITE_RAM AMDGPU_RAS_BLOCK__GFX_TCP_INDEX_START AMDGPU_RAS_BLOCK__GFX_TCP_CACHE_RAM AMDGPU_RAS_BLOCK__GFX_TCP_LFIFO_RAM AMDGPU_RAS_BLOCK__GFX_TCP_CMD_FIFO AMDGPU_RAS_BLOCK__GFX_TCP_VM_FIFO AMDGPU_RAS_BLOCK__GFX_TCP_DB_RAM AMDGPU_RAS_BLOCK__GFX_TCP_UTCL1_LFIFO0 AMDGPU_RAS_BLOCK__GFX_TCP_UTCL1_LFIFO1 AMDGPU_RAS_BLOCK__GFX_TCP_INDEX_END AMDGPU_RAS_BLOCK__GFX_TD_INDEX_START AMDGPU_RAS_BLOCK__GFX_TD_SS_FIFO_LO AMDGPU_RAS_BLOCK__GFX_TD_SS_FIFO_HI AMDGPU_RAS_BLOCK__GFX_TD_CS_FIFO AMDGPU_RAS_BLOCK__GFX_TD_INDEX_END AMDGPU_RAS_BLOCK__GFX_EA_INDEX_START AMDGPU_RAS_BLOCK__GFX_EA_INDEX0_START AMDGPU_RAS_BLOCK__GFX_EA_DRAMRD_CMDMEM AMDGPU_RAS_BLOCK__GFX_EA_DRAMWR_CMDMEM AMDGPU_RAS_BLOCK__GFX_EA_DRAMWR_DATAMEM AMDGPU_RAS_BLOCK__GFX_EA_RRET_TAGMEM AMDGPU_RAS_BLOCK__GFX_EA_WRET_TAGMEM AMDGPU_RAS_BLOCK__GFX_EA_GMIRD_CMDMEM AMDGPU_RAS_BLOCK__GFX_EA_GMIWR_CMDMEM AMDGPU_RAS_BLOCK__GFX_EA_GMIWR_DATAMEM AMDGPU_RAS_BLOCK__GFX_EA_INDEX0_END AMDGPU_RAS_BLOCK__GFX_EA_INDEX1_START AMDGPU_RAS_BLOCK__GFX_EA_DRAMRD_PAGEMEM AMDGPU_RAS_BLOCK__GFX_EA_DRAMWR_PAGEMEM AMDGPU_RAS_BLOCK__GFX_EA_IORD_CMDMEM AMDGPU_RAS_BLOCK__GFX_EA_IOWR_CMDMEM AMDGPU_RAS_BLOCK__GFX_EA_IOWR_DATAMEM AMDGPU_RAS_BLOCK__GFX_EA_GMIRD_PAGEMEM AMDGPU_RAS_BLOCK__GFX_EA_GMIWR_PAGEMEM AMDGPU_RAS_BLOCK__GFX_EA_INDEX1_END AMDGPU_RAS_BLOCK__GFX_EA_INDEX2_START AMDGPU_RAS_BLOCK__GFX_EA_MAM_D0MEM AMDGPU_RAS_BLOCK__GFX_EA_MAM_D1MEM AMDGPU_RAS_BLOCK__GFX_EA_MAM_D2MEM AMDGPU_RAS_BLOCK__GFX_EA_MAM_D3MEM AMDGPU_RAS_BLOCK__GFX_EA_INDEX2_END AMDGPU_RAS_BLOCK__GFX_EA_INDEX_END AMDGPU_RAS_BLOCK__UTC_VML2_BANK_CACHE AMDGPU_RAS_BLOCK__UTC_VML2_WALKER AMDGPU_RAS_BLOCK__UTC_ATCL2_CACHE_2M_BANK AMDGPU_RAS_BLOCK__UTC_ATCL2_CACHE_4K_BANK AMDGPU_RAS_BLOCK__GFX_MAX ib_complete_status IB_COMPLETION_STATUS_DEFAULT IB_COMPLETION_STATUS_PREEMPTED IB_COMPLETION_STATUS_COMPLETED SH_MEM_ADDRESS_MODE_64 SH_MEM_ADDRESS_MODE_32 BREAK_BATCH FLUSH_DFSM RESET_TO_LOWEST_VGT Available_0x1c Available_0x1d ENABLE_NGG_PIPELINE ENABLE_LEGACY_PIPELINE Reserved_0x3f compute_static_thread_mgmt_se4 compute_static_thread_mgmt_se5 compute_static_thread_mgmt_se6 compute_static_thread_mgmt_se7 compute_current_logic_xcc_id compute_restart_cg_tg_id compute_tg_chunk_size compute_restore_tg_chunk_size reserved_225 reserved_226 pm4_target_xcc_in_xcp cp_mqd_stride_size v9_mqd reserved_43 reserved_44 reserved_45 reserved_46 reserved_47 reserved_48 reserved_49 reserved_50 reserved_51 reserved_52 reserved_53 reserved_54 reserved_55 reserved_56 reserved_57 reserved_58 reserved_59 reserved_60 reserved_61 reserved_62 reserved_63 reserved_64 reserved_83 reserved_84 reserved_85 cp_mqd_connect_end_pq_wptr cp_mqd_readindex_lo cp_mqd_readindex_hi reserved_107 reserved_112 reserved_113 reserved_144 cp_hqd_aql_control cp_hqd_pq_wptr_lo cp_hqd_pq_wptr_hi reserved_184 reserved_185 reserved_186 reserved_187 reserved_188 reserved_189 reserved_190 reserved_191 reserved_227 reserved_236 reserved_237 reserved_238 reserved_239 reserved_256 reserved_257 reserved_258 reserved_259 reserved_260 reserved_261 reserved_262 reserved_263 reserved_264 reserved_265 reserved_266 reserved_267 reserved_268 reserved_269 reserved_270 reserved_271 reserved_272 reserved_273 reserved_274 reserved_275 reserved_276 reserved_277 reserved_278 reserved_279 reserved_280 reserved_281 reserved_282 reserved_283 reserved_284 reserved_285 reserved_286 reserved_287 reserved_288 reserved_289 reserved_290 reserved_291 reserved_292 reserved_293 reserved_294 reserved_295 reserved_296 reserved_297 reserved_298 reserved_299 reserved_300 reserved_301 reserved_302 reserved_303 reserved_304 reserved_305 reserved_306 reserved_307 reserved_308 reserved_309 reserved_310 reserved_311 reserved_312 reserved_313 reserved_314 reserved_315 reserved_316 reserved_317 reserved_318 reserved_319 reserved_320 reserved_321 reserved_322 reserved_323 reserved_324 reserved_325 reserved_326 reserved_327 reserved_328 reserved_329 reserved_330 reserved_331 reserved_332 reserved_333 reserved_334 reserved_335 reserved_336 reserved_337 reserved_338 reserved_339 reserved_340 reserved_341 reserved_342 reserved_343 reserved_344 reserved_345 reserved_346 reserved_347 reserved_348 reserved_349 reserved_350 reserved_351 reserved_352 reserved_353 reserved_354 reserved_355 reserved_356 reserved_357 reserved_358 reserved_359 reserved_360 reserved_361 reserved_362 reserved_363 reserved_364 reserved_365 reserved_366 reserved_367 reserved_368 reserved_369 reserved_370 reserved_371 reserved_372 reserved_373 reserved_374 reserved_375 reserved_376 reserved_377 reserved_378 reserved_379 reserved_380 reserved_381 reserved_382 reserved_383 reserved_384 reserved_385 reserved_386 reserved_387 reserved_388 reserved_389 reserved_390 reserved_391 reserved_392 reserved_393 reserved_394 reserved_395 reserved_396 reserved_397 reserved_398 reserved_399 reserved_400 reserved_401 reserved_402 reserved_403 reserved_404 reserved_405 reserved_406 reserved_407 reserved_408 reserved_409 reserved_410 reserved_411 reserved_412 reserved_413 reserved_414 reserved_415 reserved_416 reserved_417 reserved_418 reserved_419 reserved_420 reserved_421 reserved_422 reserved_423 reserved_424 reserved_425 reserved_426 reserved_427 reserved_428 reserved_429 reserved_430 reserved_431 reserved_432 reserved_433 reserved_434 reserved_435 reserved_436 reserved_437 reserved_438 reserved_439 reserved_440 reserved_441 reserved_442 reserved_443 reserved_444 reserved_445 reserved_446 reserved_447 reserved_448 reserved_449 reserved_450 reserved_451 reserved_452 reserved_453 reserved_454 reserved_455 reserved_456 reserved_457 reserved_458 reserved_459 reserved_460 reserved_461 reserved_462 reserved_463 reserved_464 reserved_465 reserved_466 reserved_467 reserved_468 reserved_469 reserved_470 reserved_471 reserved_472 reserved_473 reserved_474 reserved_475 reserved_476 reserved_477 reserved_478 reserved_479 reserved_480 reserved_481 reserved_482 reserved_483 reserved_484 reserved_485 reserved_486 reserved_487 reserved_488 reserved_489 reserved_490 reserved_491 reserved_492 reserved_493 reserved_494 reserved_495 reserved_496 reserved_497 reserved_498 reserved_499 reserved_500 reserved_501 reserved_502 reserved_503 reserved_504 reserved_505 reserved_506 reserved_507 reserved_508 reserved_509 reserved_510 reserved_511 v9_mqd_allocation v9_ce_ib_state v9_de_ib_state ta_ras_gfx_subblock TA_RAS_BLOCK__GFX_CPC_INDEX_START TA_RAS_BLOCK__GFX_CPC_SCRATCH TA_RAS_BLOCK__GFX_CPC_UCODE TA_RAS_BLOCK__GFX_DC_STATE_ME1 TA_RAS_BLOCK__GFX_DC_CSINVOC_ME1 TA_RAS_BLOCK__GFX_DC_RESTORE_ME1 TA_RAS_BLOCK__GFX_DC_STATE_ME2 TA_RAS_BLOCK__GFX_DC_CSINVOC_ME2 TA_RAS_BLOCK__GFX_DC_RESTORE_ME2 TA_RAS_BLOCK__GFX_CPC_INDEX_END TA_RAS_BLOCK__GFX_CPF_INDEX_START TA_RAS_BLOCK__GFX_CPF_ROQ_ME2 TA_RAS_BLOCK__GFX_CPF_ROQ_ME1 TA_RAS_BLOCK__GFX_CPF_TAG TA_RAS_BLOCK__GFX_CPF_INDEX_END TA_RAS_BLOCK__GFX_CPG_INDEX_START TA_RAS_BLOCK__GFX_CPG_DMA_ROQ TA_RAS_BLOCK__GFX_CPG_DMA_TAG TA_RAS_BLOCK__GFX_CPG_TAG TA_RAS_BLOCK__GFX_CPG_INDEX_END TA_RAS_BLOCK__GFX_GDS_INDEX_START TA_RAS_BLOCK__GFX_GDS_MEM TA_RAS_BLOCK__GFX_GDS_INPUT_QUEUE TA_RAS_BLOCK__GFX_GDS_OA_PHY_CMD_RAM_MEM TA_RAS_BLOCK__GFX_GDS_OA_PHY_DATA_RAM_MEM TA_RAS_BLOCK__GFX_GDS_OA_PIPE_MEM TA_RAS_BLOCK__GFX_GDS_INDEX_END TA_RAS_BLOCK__GFX_SPI_SR_MEM TA_RAS_BLOCK__GFX_SQ_INDEX_START TA_RAS_BLOCK__GFX_SQ_SGPR TA_RAS_BLOCK__GFX_SQ_LDS_D TA_RAS_BLOCK__GFX_SQ_LDS_I TA_RAS_BLOCK__GFX_SQ_VGPR TA_RAS_BLOCK__GFX_SQ_INDEX_END TA_RAS_BLOCK__GFX_SQC_INDEX_START TA_RAS_BLOCK__GFX_SQC_INDEX0_START TA_RAS_BLOCK__GFX_SQC_INST_UTCL1_LFIFO TA_RAS_BLOCK__GFX_SQC_DATA_CU0_WRITE_DATA_BUF TA_RAS_BLOCK__GFX_SQC_DATA_CU0_UTCL1_LFIFO TA_RAS_BLOCK__GFX_SQC_DATA_CU1_WRITE_DATA_BUF TA_RAS_BLOCK__GFX_SQC_DATA_CU1_UTCL1_LFIFO TA_RAS_BLOCK__GFX_SQC_DATA_CU2_WRITE_DATA_BUF TA_RAS_BLOCK__GFX_SQC_DATA_CU2_UTCL1_LFIFO TA_RAS_BLOCK__GFX_SQC_INDEX0_END TA_RAS_BLOCK__GFX_SQC_INDEX1_START TA_RAS_BLOCK__GFX_SQC_INST_BANKA_TAG_RAM TA_RAS_BLOCK__GFX_SQC_INST_BANKA_UTCL1_MISS_FIFO TA_RAS_BLOCK__GFX_SQC_INST_BANKA_MISS_FIFO TA_RAS_BLOCK__GFX_SQC_INST_BANKA_BANK_RAM TA_RAS_BLOCK__GFX_SQC_DATA_BANKA_TAG_RAM TA_RAS_BLOCK__GFX_SQC_DATA_BANKA_HIT_FIFO TA_RAS_BLOCK__GFX_SQC_DATA_BANKA_MISS_FIFO TA_RAS_BLOCK__GFX_SQC_DATA_BANKA_DIRTY_BIT_RAM TA_RAS_BLOCK__GFX_SQC_DATA_BANKA_BANK_RAM TA_RAS_BLOCK__GFX_SQC_INDEX1_END TA_RAS_BLOCK__GFX_SQC_INDEX2_START TA_RAS_BLOCK__GFX_SQC_INST_BANKB_TAG_RAM TA_RAS_BLOCK__GFX_SQC_INST_BANKB_UTCL1_MISS_FIFO TA_RAS_BLOCK__GFX_SQC_INST_BANKB_MISS_FIFO TA_RAS_BLOCK__GFX_SQC_INST_BANKB_BANK_RAM TA_RAS_BLOCK__GFX_SQC_DATA_BANKB_TAG_RAM TA_RAS_BLOCK__GFX_SQC_DATA_BANKB_HIT_FIFO TA_RAS_BLOCK__GFX_SQC_DATA_BANKB_MISS_FIFO TA_RAS_BLOCK__GFX_SQC_DATA_BANKB_DIRTY_BIT_RAM TA_RAS_BLOCK__GFX_SQC_DATA_BANKB_BANK_RAM TA_RAS_BLOCK__GFX_SQC_INDEX2_END TA_RAS_BLOCK__GFX_SQC_INDEX_END TA_RAS_BLOCK__GFX_TA_INDEX_START TA_RAS_BLOCK__GFX_TA_FS_DFIFO TA_RAS_BLOCK__GFX_TA_FS_AFIFO TA_RAS_BLOCK__GFX_TA_FL_LFIFO TA_RAS_BLOCK__GFX_TA_FX_LFIFO TA_RAS_BLOCK__GFX_TA_FS_CFIFO TA_RAS_BLOCK__GFX_TA_INDEX_END TA_RAS_BLOCK__GFX_TCA_INDEX_START TA_RAS_BLOCK__GFX_TCA_HOLE_FIFO TA_RAS_BLOCK__GFX_TCA_REQ_FIFO TA_RAS_BLOCK__GFX_TCA_INDEX_END TA_RAS_BLOCK__GFX_TCC_INDEX_START TA_RAS_BLOCK__GFX_TCC_INDEX0_START TA_RAS_BLOCK__GFX_TCC_CACHE_DATA TA_RAS_BLOCK__GFX_TCC_CACHE_DATA_BANK_0_1 TA_RAS_BLOCK__GFX_TCC_CACHE_DATA_BANK_1_0 TA_RAS_BLOCK__GFX_TCC_CACHE_DATA_BANK_1_1 TA_RAS_BLOCK__GFX_TCC_CACHE_DIRTY_BANK_0 TA_RAS_BLOCK__GFX_TCC_CACHE_DIRTY_BANK_1 TA_RAS_BLOCK__GFX_TCC_HIGH_RATE_TAG TA_RAS_BLOCK__GFX_TCC_LOW_RATE_TAG TA_RAS_BLOCK__GFX_TCC_INDEX0_END TA_RAS_BLOCK__GFX_TCC_INDEX1_START TA_RAS_BLOCK__GFX_TCC_IN_USE_DEC TA_RAS_BLOCK__GFX_TCC_IN_USE_TRANSFER TA_RAS_BLOCK__GFX_TCC_INDEX1_END TA_RAS_BLOCK__GFX_TCC_INDEX2_START TA_RAS_BLOCK__GFX_TCC_RETURN_DATA TA_RAS_BLOCK__GFX_TCC_RETURN_CONTROL TA_RAS_BLOCK__GFX_TCC_UC_ATOMIC_FIFO TA_RAS_BLOCK__GFX_TCC_WRITE_RETURN TA_RAS_BLOCK__GFX_TCC_WRITE_CACHE_READ TA_RAS_BLOCK__GFX_TCC_SRC_FIFO TA_RAS_BLOCK__GFX_TCC_SRC_FIFO_NEXT_RAM TA_RAS_BLOCK__GFX_TCC_CACHE_TAG_PROBE_FIFO TA_RAS_BLOCK__GFX_TCC_INDEX2_END TA_RAS_BLOCK__GFX_TCC_INDEX3_START TA_RAS_BLOCK__GFX_TCC_LATENCY_FIFO TA_RAS_BLOCK__GFX_TCC_LATENCY_FIFO_NEXT_RAM TA_RAS_BLOCK__GFX_TCC_INDEX3_END TA_RAS_BLOCK__GFX_TCC_INDEX4_START TA_RAS_BLOCK__GFX_TCC_WRRET_TAG_WRITE_RETURN TA_RAS_BLOCK__GFX_TCC_ATOMIC_RETURN_BUFFER TA_RAS_BLOCK__GFX_TCC_INDEX4_END TA_RAS_BLOCK__GFX_TCC_INDEX_END TA_RAS_BLOCK__GFX_TCI_WRITE_RAM TA_RAS_BLOCK__GFX_TCP_INDEX_START TA_RAS_BLOCK__GFX_TCP_CACHE_RAM TA_RAS_BLOCK__GFX_TCP_LFIFO_RAM TA_RAS_BLOCK__GFX_TCP_CMD_FIFO TA_RAS_BLOCK__GFX_TCP_VM_FIFO TA_RAS_BLOCK__GFX_TCP_DB_RAM TA_RAS_BLOCK__GFX_TCP_UTCL1_LFIFO0 TA_RAS_BLOCK__GFX_TCP_UTCL1_LFIFO1 TA_RAS_BLOCK__GFX_TCP_INDEX_END TA_RAS_BLOCK__GFX_TD_INDEX_START TA_RAS_BLOCK__GFX_TD_SS_FIFO_LO TA_RAS_BLOCK__GFX_TD_SS_FIFO_HI TA_RAS_BLOCK__GFX_TD_CS_FIFO TA_RAS_BLOCK__GFX_TD_INDEX_END TA_RAS_BLOCK__GFX_EA_INDEX_START TA_RAS_BLOCK__GFX_EA_INDEX0_START TA_RAS_BLOCK__GFX_EA_DRAMRD_CMDMEM TA_RAS_BLOCK__GFX_EA_DRAMWR_CMDMEM TA_RAS_BLOCK__GFX_EA_DRAMWR_DATAMEM TA_RAS_BLOCK__GFX_EA_RRET_TAGMEM TA_RAS_BLOCK__GFX_EA_WRET_TAGMEM TA_RAS_BLOCK__GFX_EA_GMIRD_CMDMEM TA_RAS_BLOCK__GFX_EA_GMIWR_CMDMEM TA_RAS_BLOCK__GFX_EA_GMIWR_DATAMEM TA_RAS_BLOCK__GFX_EA_INDEX0_END TA_RAS_BLOCK__GFX_EA_INDEX1_START TA_RAS_BLOCK__GFX_EA_DRAMRD_PAGEMEM TA_RAS_BLOCK__GFX_EA_DRAMWR_PAGEMEM TA_RAS_BLOCK__GFX_EA_IORD_CMDMEM TA_RAS_BLOCK__GFX_EA_IOWR_CMDMEM TA_RAS_BLOCK__GFX_EA_IOWR_DATAMEM TA_RAS_BLOCK__GFX_EA_GMIRD_PAGEMEM TA_RAS_BLOCK__GFX_EA_GMIWR_PAGEMEM TA_RAS_BLOCK__GFX_EA_INDEX1_END TA_RAS_BLOCK__GFX_EA_INDEX2_START TA_RAS_BLOCK__GFX_EA_MAM_D0MEM TA_RAS_BLOCK__GFX_EA_MAM_D1MEM TA_RAS_BLOCK__GFX_EA_MAM_D2MEM TA_RAS_BLOCK__GFX_EA_MAM_D3MEM TA_RAS_BLOCK__GFX_EA_INDEX2_END TA_RAS_BLOCK__GFX_EA_INDEX_END TA_RAS_BLOCK__UTC_VML2_BANK_CACHE TA_RAS_BLOCK__UTC_VML2_WALKER TA_RAS_BLOCK__UTC_ATCL2_CACHE_2M_BANK TA_RAS_BLOCK__UTC_ATCL2_CACHE_4K_BANK TA_RAS_BLOCK__GFX_MAX ras_gfx_subblock ta_subblock hw_supported_error_type sw_supported_error_type amdgpu_gfxoff_quirk chip_vendor chip_device subsys_vendor subsys_device num_nop usegds kiq_ring soc15_reg gfx_v9_4_2_utc_type VML2_MEM VML2_WALKER_MEM UTCL2_MEM ATC_L2_CACHE_2M ATC_L2_CACHE_32K ATC_L2_CACHE_4K gfx_v9_4_2_utc_block num_ways num_mem_blocks idx_reg data_reg sec_count ded_count first_vmid last_vmid wb_ptr num_wave shader_ptr shader_size init_regs regs_size wb_gpu_addr fence_ptr amdgpu_gfx_ras_mem_id_type AMDGPU_GFX_CP_MEM AMDGPU_GFX_GCEA_MEM AMDGPU_GFX_GC_CANE_MEM AMDGPU_GFX_GCUTCL2_MEM AMDGPU_GFX_GDS_MEM AMDGPU_GFX_LDS_MEM AMDGPU_GFX_RLC_MEM AMDGPU_GFX_SP_MEM AMDGPU_GFX_SPI_MEM AMDGPU_GFX_SQC_MEM AMDGPU_GFX_SQ_MEM AMDGPU_GFX_TA_MEM AMDGPU_GFX_TCC_MEM AMDGPU_GFX_TCA_MEM AMDGPU_GFX_TCI_MEM AMDGPU_GFX_TCP_MEM AMDGPU_GFX_TD_MEM AMDGPU_GFX_TCX_MEM AMDGPU_GFX_ATC_L2_MEM AMDGPU_GFX_UTCL2_MEM AMDGPU_GFX_VML2_MEM AMDGPU_GFX_VML2_WALKER_MEM AMDGPU_GFX_MEM_TYPE_NUM amdgpu_gfx_ras_reg_entry mem_id_type amdgpu_gfx_ras_mem_id_entry mem_id_ent amdgpu_gfx_cp_ras_mem_id AMDGPU_GFX_CP_MEM1 AMDGPU_GFX_CP_MEM2 AMDGPU_GFX_CP_MEM3 AMDGPU_GFX_CP_MEM4 AMDGPU_GFX_CP_MEM5 amdgpu_gfx_gcea_ras_mem_id AMDGPU_GFX_GCEA_IOWR_CMDMEM AMDGPU_GFX_GCEA_IORD_CMDMEM AMDGPU_GFX_GCEA_GMIWR_CMDMEM AMDGPU_GFX_GCEA_GMIRD_CMDMEM AMDGPU_GFX_GCEA_DRAMWR_CMDMEM AMDGPU_GFX_GCEA_DRAMRD_CMDMEM AMDGPU_GFX_GCEA_MAM_DMEM0 AMDGPU_GFX_GCEA_MAM_DMEM1 AMDGPU_GFX_GCEA_MAM_DMEM2 AMDGPU_GFX_GCEA_MAM_DMEM3 AMDGPU_GFX_GCEA_MAM_AMEM0 AMDGPU_GFX_GCEA_MAM_AMEM1 AMDGPU_GFX_GCEA_MAM_AMEM2 AMDGPU_GFX_GCEA_MAM_AMEM3 AMDGPU_GFX_GCEA_MAM_AFLUSH_BUFFER AMDGPU_GFX_GCEA_WRET_TAGMEM AMDGPU_GFX_GCEA_RRET_TAGMEM AMDGPU_GFX_GCEA_IOWR_DATAMEM AMDGPU_GFX_GCEA_GMIWR_DATAMEM AMDGPU_GFX_GCEA_DRAM_DATAMEM amdgpu_gfx_gc_cane_ras_mem_id AMDGPU_GFX_GC_CANE_MEM0 amdgpu_gfx_gcutcl2_ras_mem_id AMDGPU_GFX_GCUTCL2_MEM2P512X95 amdgpu_gfx_gds_ras_mem_id AMDGPU_GFX_GDS_MEM0 amdgpu_gfx_lds_ras_mem_id AMDGPU_GFX_LDS_BANK0 AMDGPU_GFX_LDS_BANK1 AMDGPU_GFX_LDS_BANK2 AMDGPU_GFX_LDS_BANK3 AMDGPU_GFX_LDS_BANK4 AMDGPU_GFX_LDS_BANK5 AMDGPU_GFX_LDS_BANK6 AMDGPU_GFX_LDS_BANK7 AMDGPU_GFX_LDS_BANK8 AMDGPU_GFX_LDS_BANK9 AMDGPU_GFX_LDS_BANK10 AMDGPU_GFX_LDS_BANK11 AMDGPU_GFX_LDS_BANK12 AMDGPU_GFX_LDS_BANK13 AMDGPU_GFX_LDS_BANK14 AMDGPU_GFX_LDS_BANK15 AMDGPU_GFX_LDS_BANK16 AMDGPU_GFX_LDS_BANK17 AMDGPU_GFX_LDS_BANK18 AMDGPU_GFX_LDS_BANK19 AMDGPU_GFX_LDS_BANK20 AMDGPU_GFX_LDS_BANK21 AMDGPU_GFX_LDS_BANK22 AMDGPU_GFX_LDS_BANK23 AMDGPU_GFX_LDS_BANK24 AMDGPU_GFX_LDS_BANK25 AMDGPU_GFX_LDS_BANK26 AMDGPU_GFX_LDS_BANK27 AMDGPU_GFX_LDS_BANK28 AMDGPU_GFX_LDS_BANK29 AMDGPU_GFX_LDS_BANK30 AMDGPU_GFX_LDS_BANK31 AMDGPU_GFX_LDS_SP_BUFFER_A AMDGPU_GFX_LDS_SP_BUFFER_B amdgpu_gfx_rlc_ras_mem_id AMDGPU_GFX_RLC_GPMF32 AMDGPU_GFX_RLC_RLCVF32 AMDGPU_GFX_RLC_SCRATCH AMDGPU_GFX_RLC_SRM_ARAM AMDGPU_GFX_RLC_SRM_DRAM AMDGPU_GFX_RLC_TCTAG AMDGPU_GFX_RLC_SPM_SE AMDGPU_GFX_RLC_SPM_GRBMT amdgpu_gfx_sp_ras_mem_id AMDGPU_GFX_SP_SIMDID0 amdgpu_gfx_spi_ras_mem_id AMDGPU_GFX_SPI_MEM0 AMDGPU_GFX_SPI_MEM1 AMDGPU_GFX_SPI_MEM2 AMDGPU_GFX_SPI_MEM3 amdgpu_gfx_sqc_ras_mem_id AMDGPU_GFX_SQC_INST_CACHE_A AMDGPU_GFX_SQC_INST_CACHE_B AMDGPU_GFX_SQC_INST_CACHE_TAG_A AMDGPU_GFX_SQC_INST_CACHE_TAG_B AMDGPU_GFX_SQC_INST_CACHE_MISS_FIFO_A AMDGPU_GFX_SQC_INST_CACHE_MISS_FIFO_B AMDGPU_GFX_SQC_INST_CACHE_GATCL1_MISS_FIFO_A AMDGPU_GFX_SQC_INST_CACHE_GATCL1_MISS_FIFO_B AMDGPU_GFX_SQC_DATA_CACHE_A AMDGPU_GFX_SQC_DATA_CACHE_B AMDGPU_GFX_SQC_DATA_CACHE_TAG_A AMDGPU_GFX_SQC_DATA_CACHE_TAG_B AMDGPU_GFX_SQC_DATA_CACHE_MISS_FIFO_A AMDGPU_GFX_SQC_DATA_CACHE_MISS_FIFO_B AMDGPU_GFX_SQC_DATA_CACHE_HIT_FIFO_A AMDGPU_GFX_SQC_DATA_CACHE_HIT_FIFO_B AMDGPU_GFX_SQC_DIRTY_BIT_A AMDGPU_GFX_SQC_DIRTY_BIT_B AMDGPU_GFX_SQC_WRITE_DATA_BUFFER_CU0 AMDGPU_GFX_SQC_WRITE_DATA_BUFFER_CU1 AMDGPU_GFX_SQC_UTCL1_MISS_LFIFO_DATA_CACHE_A AMDGPU_GFX_SQC_UTCL1_MISS_LFIFO_DATA_CACHE_B AMDGPU_GFX_SQC_UTCL1_MISS_LFIFO_INST_CACHE amdgpu_gfx_sq_ras_mem_id AMDGPU_GFX_SQ_SGPR_MEM0 AMDGPU_GFX_SQ_SGPR_MEM1 AMDGPU_GFX_SQ_SGPR_MEM2 AMDGPU_GFX_SQ_SGPR_MEM3 amdgpu_gfx_ta_ras_mem_id AMDGPU_GFX_TA_FS_AFIFO_RAM_LO AMDGPU_GFX_TA_FS_AFIFO_RAM_HI AMDGPU_GFX_TA_FS_CFIFO_RAM AMDGPU_GFX_TA_FSX_LFIFO AMDGPU_GFX_TA_FS_DFIFO_RAM amdgpu_gfx_tcc_ras_mem_id AMDGPU_GFX_TCC_MEM1 amdgpu_gfx_tca_ras_mem_id AMDGPU_GFX_TCA_MEM1 amdgpu_gfx_tci_ras_mem_id AMDGPU_GFX_TCIW_MEM amdgpu_gfx_tcp_ras_mem_id AMDGPU_GFX_TCP_LFIFO0 AMDGPU_GFX_TCP_SET0BANK0_RAM AMDGPU_GFX_TCP_SET0BANK1_RAM AMDGPU_GFX_TCP_SET0BANK2_RAM AMDGPU_GFX_TCP_SET0BANK3_RAM AMDGPU_GFX_TCP_SET1BANK0_RAM AMDGPU_GFX_TCP_SET1BANK1_RAM AMDGPU_GFX_TCP_SET1BANK2_RAM AMDGPU_GFX_TCP_SET1BANK3_RAM AMDGPU_GFX_TCP_SET2BANK0_RAM AMDGPU_GFX_TCP_SET2BANK1_RAM AMDGPU_GFX_TCP_SET2BANK2_RAM AMDGPU_GFX_TCP_SET2BANK3_RAM AMDGPU_GFX_TCP_SET3BANK0_RAM AMDGPU_GFX_TCP_SET3BANK1_RAM AMDGPU_GFX_TCP_SET3BANK2_RAM AMDGPU_GFX_TCP_SET3BANK3_RAM AMDGPU_GFX_TCP_VM_FIFO AMDGPU_GFX_TCP_DB_TAGRAM0 AMDGPU_GFX_TCP_DB_TAGRAM1 AMDGPU_GFX_TCP_DB_TAGRAM2 AMDGPU_GFX_TCP_DB_TAGRAM3 AMDGPU_GFX_TCP_UTCL1_LFIFO_PROBE0 AMDGPU_GFX_TCP_UTCL1_LFIFO_PROBE1 AMDGPU_GFX_TCP_CMD_FIFO amdgpu_gfx_td_ras_mem_id AMDGPU_GFX_TD_UTD_CS_FIFO_MEM AMDGPU_GFX_TD_UTD_SS_FIFO_LO_MEM AMDGPU_GFX_TD_UTD_SS_FIFO_HI_MEM amdgpu_gfx_tcx_ras_mem_id AMDGPU_GFX_TCX_FIFOD0 AMDGPU_GFX_TCX_FIFOD1 AMDGPU_GFX_TCX_FIFOD2 AMDGPU_GFX_TCX_FIFOD3 AMDGPU_GFX_TCX_FIFOD4 AMDGPU_GFX_TCX_FIFOD5 AMDGPU_GFX_TCX_FIFOD6 AMDGPU_GFX_TCX_FIFOD7 AMDGPU_GFX_TCX_FIFOB0 AMDGPU_GFX_TCX_FIFOB1 AMDGPU_GFX_TCX_FIFOB2 AMDGPU_GFX_TCX_FIFOB3 AMDGPU_GFX_TCX_FIFOB4 AMDGPU_GFX_TCX_FIFOB5 AMDGPU_GFX_TCX_FIFOB6 AMDGPU_GFX_TCX_FIFOB7 AMDGPU_GFX_TCX_FIFOA0 AMDGPU_GFX_TCX_FIFOA1 AMDGPU_GFX_TCX_FIFOA2 AMDGPU_GFX_TCX_FIFOA3 AMDGPU_GFX_TCX_FIFOA4 AMDGPU_GFX_TCX_FIFOA5 AMDGPU_GFX_TCX_FIFOA6 AMDGPU_GFX_TCX_FIFOA7 AMDGPU_GFX_TCX_CFIFO0 AMDGPU_GFX_TCX_CFIFO1 AMDGPU_GFX_TCX_CFIFO2 AMDGPU_GFX_TCX_CFIFO3 AMDGPU_GFX_TCX_CFIFO4 AMDGPU_GFX_TCX_CFIFO5 AMDGPU_GFX_TCX_CFIFO6 AMDGPU_GFX_TCX_CFIFO7 AMDGPU_GFX_TCX_FIFO_ACKB0 AMDGPU_GFX_TCX_FIFO_ACKB1 AMDGPU_GFX_TCX_FIFO_ACKB2 AMDGPU_GFX_TCX_FIFO_ACKB3 AMDGPU_GFX_TCX_FIFO_ACKB4 AMDGPU_GFX_TCX_FIFO_ACKB5 AMDGPU_GFX_TCX_FIFO_ACKB6 AMDGPU_GFX_TCX_FIFO_ACKB7 AMDGPU_GFX_TCX_FIFO_ACKD0 AMDGPU_GFX_TCX_FIFO_ACKD1 AMDGPU_GFX_TCX_FIFO_ACKD2 AMDGPU_GFX_TCX_FIFO_ACKD3 AMDGPU_GFX_TCX_FIFO_ACKD4 AMDGPU_GFX_TCX_FIFO_ACKD5 AMDGPU_GFX_TCX_FIFO_ACKD6 AMDGPU_GFX_TCX_FIFO_ACKD7 AMDGPU_GFX_TCX_DST_FIFOA0 AMDGPU_GFX_TCX_DST_FIFOA1 AMDGPU_GFX_TCX_DST_FIFOA2 AMDGPU_GFX_TCX_DST_FIFOA3 AMDGPU_GFX_TCX_DST_FIFOA4 AMDGPU_GFX_TCX_DST_FIFOA5 AMDGPU_GFX_TCX_DST_FIFOA6 AMDGPU_GFX_TCX_DST_FIFOA7 AMDGPU_GFX_TCX_DST_FIFOB0 AMDGPU_GFX_TCX_DST_FIFOB1 AMDGPU_GFX_TCX_DST_FIFOB2 AMDGPU_GFX_TCX_DST_FIFOB3 AMDGPU_GFX_TCX_DST_FIFOB4 AMDGPU_GFX_TCX_DST_FIFOB5 AMDGPU_GFX_TCX_DST_FIFOB6 AMDGPU_GFX_TCX_DST_FIFOB7 AMDGPU_GFX_TCX_DST_FIFOD0 AMDGPU_GFX_TCX_DST_FIFOD1 AMDGPU_GFX_TCX_DST_FIFOD2 AMDGPU_GFX_TCX_DST_FIFOD3 AMDGPU_GFX_TCX_DST_FIFOD4 AMDGPU_GFX_TCX_DST_FIFOD5 AMDGPU_GFX_TCX_DST_FIFOD6 AMDGPU_GFX_TCX_DST_FIFOD7 AMDGPU_GFX_TCX_DST_FIFO_ACKB0 AMDGPU_GFX_TCX_DST_FIFO_ACKB1 AMDGPU_GFX_TCX_DST_FIFO_ACKB2 AMDGPU_GFX_TCX_DST_FIFO_ACKB3 AMDGPU_GFX_TCX_DST_FIFO_ACKB4 AMDGPU_GFX_TCX_DST_FIFO_ACKB5 AMDGPU_GFX_TCX_DST_FIFO_ACKB6 AMDGPU_GFX_TCX_DST_FIFO_ACKB7 AMDGPU_GFX_TCX_DST_FIFO_ACKD0 AMDGPU_GFX_TCX_DST_FIFO_ACKD1 AMDGPU_GFX_TCX_DST_FIFO_ACKD2 AMDGPU_GFX_TCX_DST_FIFO_ACKD3 AMDGPU_GFX_TCX_DST_FIFO_ACKD4 AMDGPU_GFX_TCX_DST_FIFO_ACKD5 AMDGPU_GFX_TCX_DST_FIFO_ACKD6 AMDGPU_GFX_TCX_DST_FIFO_ACKD7 ih_node num_xccs_per_xcp eng_sel mem_space _FIRMWARE_ID_ FIRMWARE_ID_INVALID FIRMWARE_ID_RLC_G_UCODE FIRMWARE_ID_RLC_TOC FIRMWARE_ID_RLCG_SCRATCH FIRMWARE_ID_RLC_SRM_ARAM FIRMWARE_ID_RLC_SRM_INDEX_ADDR FIRMWARE_ID_RLC_SRM_INDEX_DATA FIRMWARE_ID_RLC_P_UCODE FIRMWARE_ID_RLC_V_UCODE FIRMWARE_ID_RLX6_UCODE FIRMWARE_ID_RLX6_DRAM_BOOT FIRMWARE_ID_GLOBAL_TAP_DELAYS FIRMWARE_ID_SE0_TAP_DELAYS FIRMWARE_ID_SE1_TAP_DELAYS FIRMWARE_ID_GLOBAL_SE0_SE1_SKEW_DELAYS FIRMWARE_ID_SDMA0_UCODE FIRMWARE_ID_SDMA0_JT FIRMWARE_ID_SDMA1_UCODE FIRMWARE_ID_SDMA1_JT FIRMWARE_ID_CP_CE FIRMWARE_ID_CP_PFP FIRMWARE_ID_CP_ME FIRMWARE_ID_CP_MEC FIRMWARE_ID_CP_MES FIRMWARE_ID_MES_STACK FIRMWARE_ID_RLC_SRM_DRAM_SR FIRMWARE_ID_RLCG_SCRATCH_SR FIRMWARE_ID_RLCP_SCRATCH_SR FIRMWARE_ID_RLCV_SCRATCH_SR FIRMWARE_ID_RLX6_DRAM_SR FIRMWARE_ID_SDMA0_PG_CONTEXT FIRMWARE_ID_SDMA1_PG_CONTEXT FIRMWARE_ID_GLOBAL_MUX_SELECT_RAM FIRMWARE_ID_SE0_MUX_SELECT_RAM FIRMWARE_ID_SE1_MUX_SELECT_RAM FIRMWARE_ID_ACCUM_CTRL_RAM FIRMWARE_ID_RLCP_CAM FIRMWARE_ID_RLC_SPP_CAM_EXT FIRMWARE_ID_MAX FIRMWARE_ID DW0 load_at_boot load_at_vddgfx load_at_reset memory_destination vfflr_image_code load_mode_direct save_for_vddgfx save_for_vfflr signed_source DW1 indirect_addr_reg DW2 indirect_data_reg indirect_start_offset DW3 _RLC_TABLE_OF_CONTENT RLC_TABLE_OF_CONTENT v10_gfx_mqd reserved_3 reserved_4 reserved_5 reserved_6 reserved_7 reserved_8 reserved_9 reserved_10 reserved_11 reserved_12 reserved_13 reserved_14 reserved_15 reserved_16 reserved_17 reserved_18 reserved_19 reserved_20 reserved_21 reserved_22 reserved_23 reserved_24 reserved_25 reserved_26 reserved_27 reserved_28 reserved_29 reserved_30 reserved_31 reserved_32 reserved_33 reserved_34 reserved_35 reserved_36 reserved_37 reserved_38 reserved_39 reserved_40 reserved_41 reserved_42 reserved_65 reserved_66 reserved_67 reserved_68 reserved_69 reserved_70 reserved_71 reserved_72 reserved_73 reserved_74 reserved_75 reserved_76 reserved_77 reserved_78 reserved_79 reserved_80 reserved_81 reserved_82 reserved_86 reserved_87 reserved_88 reserved_89 reserved_90 reserved_91 reserved_92 reserved_93 reserved_94 reserved_95 reserved_96 reserved_97 reserved_98 reserved_99 reserved_100 reserved_101 reserved_102 reserved_103 reserved_104 reserved_105 reserved_108 reserved_109 reserved_110 reserved_111 reserved_114 reserved_115 reserved_116 reserved_117 reserved_118 reserved_119 reserved_120 reserved_121 reserved_122 reserved_123 reserved_124 reserved_125 reserved_126 reserved_127 cp_mqd_base_addr cp_gfx_hqd_active cp_gfx_hqd_vmid reserved_131 reserved_132 cp_gfx_hqd_queue_priority cp_gfx_hqd_quantum cp_gfx_hqd_base cp_gfx_hqd_base_hi cp_gfx_hqd_rptr cp_gfx_hqd_rptr_addr cp_gfx_hqd_rptr_addr_hi cp_rb_wptr_poll_addr_lo cp_rb_wptr_poll_addr_hi cp_rb_doorbell_control cp_gfx_hqd_offset cp_gfx_hqd_cntl reserved_146 reserved_147 cp_gfx_hqd_csmd_rptr cp_gfx_hqd_wptr cp_gfx_hqd_wptr_hi reserved_151 reserved_152 reserved_153 reserved_154 reserved_155 cp_gfx_hqd_mapped cp_gfx_hqd_que_mgr_control reserved_158 reserved_159 cp_gfx_hqd_hq_status0 cp_gfx_hqd_hq_control0 cp_gfx_mqd_control reserved_163 reserved_164 reserved_165 reserved_166 reserved_167 reserved_168 reserved_169 cp_num_prim_needed_count0_lo cp_num_prim_needed_count0_hi cp_num_prim_needed_count1_lo cp_num_prim_needed_count1_hi cp_num_prim_needed_count2_lo cp_num_prim_needed_count2_hi cp_num_prim_needed_count3_lo cp_num_prim_needed_count3_hi cp_num_prim_written_count0_lo cp_num_prim_written_count0_hi cp_num_prim_written_count1_lo cp_num_prim_written_count1_hi cp_num_prim_written_count2_lo cp_num_prim_written_count2_hi cp_num_prim_written_count3_lo cp_num_prim_written_count3_hi mp1_smn_fps_cnt sq_thread_trace_buf0_base sq_thread_trace_buf0_size sq_thread_trace_buf1_base sq_thread_trace_buf1_size sq_thread_trace_wptr sq_thread_trace_mask sq_thread_trace_token_mask sq_thread_trace_ctrl sq_thread_trace_status sq_thread_trace_dropped_cntr sq_thread_trace_finish_done_debug sq_thread_trace_gfx_draw_cntr sq_thread_trace_gfx_marker_cntr sq_thread_trace_hp3d_draw_cntr sq_thread_trace_hp3d_marker_cntr reserved_206 reserved_207 cp_sc_psinvoc_count0_lo cp_sc_psinvoc_count0_hi cp_pa_cprim_count_lo cp_pa_cprim_count_hi cp_pa_cinvoc_count_lo cp_pa_cinvoc_count_hi cp_vgt_vsinvoc_count_lo cp_vgt_vsinvoc_count_hi cp_vgt_gsinvoc_count_lo cp_vgt_gsinvoc_count_hi cp_vgt_gsprim_count_lo cp_vgt_gsprim_count_hi cp_vgt_iaprim_count_lo cp_vgt_iaprim_count_hi cp_vgt_iavert_count_lo cp_vgt_iavert_count_hi cp_vgt_hsinvoc_count_lo cp_vgt_hsinvoc_count_hi cp_vgt_dsinvoc_count_lo cp_vgt_dsinvoc_count_hi cp_vgt_csinvoc_count_lo cp_vgt_csinvoc_count_hi reserved_230 reserved_231 reserved_232 reserved_233 reserved_234 reserved_235 reserved_240 reserved_241 reserved_242 reserved_243 reserved_244 reserved_245 reserved_246 reserved_247 reserved_248 reserved_249 reserved_250 reserved_251 reserved_252 reserved_253 reserved_254 reserved_255 vgt_strmout_buffer_filled_size_0 vgt_strmout_buffer_filled_size_1 vgt_strmout_buffer_filled_size_2 vgt_strmout_buffer_filled_size_3 vgt_dma_max_size vgt_dma_num_instances it_set_base_ib_addr_lo it_set_base_ib_addr_hi spi_shader_pgm_rsrc3_ps spi_shader_pgm_rsrc3_vs spi_shader_pgm_rsrc3_gs spi_shader_pgm_rsrc3_hs spi_shader_pgm_rsrc4_ps spi_shader_pgm_rsrc4_vs spi_shader_pgm_rsrc4_gs spi_shader_pgm_rsrc4_hs db_occlusion_count0_low_00 db_occlusion_count0_hi_00 db_occlusion_count1_low_00 db_occlusion_count1_hi_00 db_occlusion_count2_low_00 db_occlusion_count2_hi_00 db_occlusion_count3_low_00 db_occlusion_count3_hi_00 db_occlusion_count0_low_01 db_occlusion_count0_hi_01 db_occlusion_count1_low_01 db_occlusion_count1_hi_01 db_occlusion_count2_low_01 db_occlusion_count2_hi_01 db_occlusion_count3_low_01 db_occlusion_count3_hi_01 db_occlusion_count0_low_02 db_occlusion_count0_hi_02 db_occlusion_count1_low_02 db_occlusion_count1_hi_02 db_occlusion_count2_low_02 db_occlusion_count2_hi_02 db_occlusion_count3_low_02 db_occlusion_count3_hi_02 db_occlusion_count0_low_03 db_occlusion_count0_hi_03 db_occlusion_count1_low_03 db_occlusion_count1_hi_03 db_occlusion_count2_low_03 db_occlusion_count2_hi_03 db_occlusion_count3_low_03 db_occlusion_count3_hi_03 db_occlusion_count0_low_04 db_occlusion_count0_hi_04 db_occlusion_count1_low_04 db_occlusion_count1_hi_04 db_occlusion_count2_low_04 db_occlusion_count2_hi_04 db_occlusion_count3_low_04 db_occlusion_count3_hi_04 db_occlusion_count0_low_05 db_occlusion_count0_hi_05 db_occlusion_count1_low_05 db_occlusion_count1_hi_05 db_occlusion_count2_low_05 db_occlusion_count2_hi_05 db_occlusion_count3_low_05 db_occlusion_count3_hi_05 db_occlusion_count0_low_06 db_occlusion_count0_hi_06 db_occlusion_count1_low_06 db_occlusion_count1_hi_06 db_occlusion_count2_low_06 db_occlusion_count2_hi_06 db_occlusion_count3_low_06 db_occlusion_count3_hi_06 db_occlusion_count0_low_07 db_occlusion_count0_hi_07 db_occlusion_count1_low_07 db_occlusion_count1_hi_07 db_occlusion_count2_low_07 db_occlusion_count2_hi_07 db_occlusion_count3_low_07 db_occlusion_count3_hi_07 db_occlusion_count0_low_10 db_occlusion_count0_hi_10 db_occlusion_count1_low_10 db_occlusion_count1_hi_10 db_occlusion_count2_low_10 db_occlusion_count2_hi_10 db_occlusion_count3_low_10 db_occlusion_count3_hi_10 db_occlusion_count0_low_11 db_occlusion_count0_hi_11 db_occlusion_count1_low_11 db_occlusion_count1_hi_11 db_occlusion_count2_low_11 db_occlusion_count2_hi_11 db_occlusion_count3_low_11 db_occlusion_count3_hi_11 db_occlusion_count0_low_12 db_occlusion_count0_hi_12 db_occlusion_count1_low_12 db_occlusion_count1_hi_12 db_occlusion_count2_low_12 db_occlusion_count2_hi_12 db_occlusion_count3_low_12 db_occlusion_count3_hi_12 db_occlusion_count0_low_13 db_occlusion_count0_hi_13 db_occlusion_count1_low_13 db_occlusion_count1_hi_13 db_occlusion_count2_low_13 db_occlusion_count2_hi_13 db_occlusion_count3_low_13 db_occlusion_count3_hi_13 db_occlusion_count0_low_14 db_occlusion_count0_hi_14 db_occlusion_count1_low_14 db_occlusion_count1_hi_14 db_occlusion_count2_low_14 db_occlusion_count2_hi_14 db_occlusion_count3_low_14 db_occlusion_count3_hi_14 db_occlusion_count0_low_15 db_occlusion_count0_hi_15 db_occlusion_count1_low_15 db_occlusion_count1_hi_15 db_occlusion_count2_low_15 db_occlusion_count2_hi_15 db_occlusion_count3_low_15 db_occlusion_count3_hi_15 db_occlusion_count0_low_16 db_occlusion_count0_hi_16 db_occlusion_count1_low_16 db_occlusion_count1_hi_16 db_occlusion_count2_low_16 db_occlusion_count2_hi_16 db_occlusion_count3_low_16 db_occlusion_count3_hi_16 db_occlusion_count0_low_17 db_occlusion_count0_hi_17 db_occlusion_count1_low_17 db_occlusion_count1_hi_17 db_occlusion_count2_low_17 db_occlusion_count2_hi_17 db_occlusion_count3_low_17 db_occlusion_count3_hi_17 v10_compute_mqd cp_hqd_hq_scheduler0 cp_hqd_hq_scheduler1 cp_hqd_suspend_cntl_stack_offset cp_hqd_suspend_cntl_stack_dw_cnt cp_hqd_suspend_wg_state_offset v10_ce_ib_state v10_de_ib_state SH_MEM_RETRY_MODE SH_MEM_RETRY_MODE_ALL SH_MEM_RETRY_MODE_WRITEATOMIC SH_MEM_RETRY_MODE_NONE SET_FE_ID BIN_CONF_OVERRIDE_CHECK THREAD_TRACE_DRAW DRAW_DONE CP_PIPE_ID PIPE_ID0 PIPE_ID1 PIPE_ID2 PIPE_ID3 fw_data imu_rlc_ram_golden _SOC21_FIRMWARE_ID_ SOC21_FIRMWARE_ID_INVALID SOC21_FIRMWARE_ID_RLC_G_UCODE SOC21_FIRMWARE_ID_RLC_TOC SOC21_FIRMWARE_ID_RLCG_SCRATCH SOC21_FIRMWARE_ID_RLC_SRM_ARAM SOC21_FIRMWARE_ID_RLC_P_UCODE SOC21_FIRMWARE_ID_RLC_V_UCODE SOC21_FIRMWARE_ID_RLX6_UCODE SOC21_FIRMWARE_ID_RLX6_UCODE_CORE1 SOC21_FIRMWARE_ID_RLX6_DRAM_BOOT SOC21_FIRMWARE_ID_RLX6_DRAM_BOOT_CORE1 SOC21_FIRMWARE_ID_SDMA_UCODE_TH0 SOC21_FIRMWARE_ID_SDMA_UCODE_TH1 SOC21_FIRMWARE_ID_CP_PFP SOC21_FIRMWARE_ID_CP_ME SOC21_FIRMWARE_ID_CP_MEC SOC21_FIRMWARE_ID_RS64_MES_P0 SOC21_FIRMWARE_ID_RS64_MES_P1 SOC21_FIRMWARE_ID_RS64_PFP SOC21_FIRMWARE_ID_RS64_ME SOC21_FIRMWARE_ID_RS64_MEC SOC21_FIRMWARE_ID_RS64_MES_P0_STACK SOC21_FIRMWARE_ID_RS64_MES_P1_STACK SOC21_FIRMWARE_ID_RS64_PFP_P0_STACK SOC21_FIRMWARE_ID_RS64_PFP_P1_STACK SOC21_FIRMWARE_ID_RS64_ME_P0_STACK SOC21_FIRMWARE_ID_RS64_ME_P1_STACK SOC21_FIRMWARE_ID_RS64_MEC_P0_STACK SOC21_FIRMWARE_ID_RS64_MEC_P1_STACK SOC21_FIRMWARE_ID_RS64_MEC_P2_STACK SOC21_FIRMWARE_ID_RS64_MEC_P3_STACK SOC21_FIRMWARE_ID_RLC_SRM_DRAM_SR SOC21_FIRMWARE_ID_RLCG_SCRATCH_SR SOC21_FIRMWARE_ID_RLCP_SCRATCH_SR SOC21_FIRMWARE_ID_RLCV_SCRATCH_SR SOC21_FIRMWARE_ID_RLX6_DRAM_SR SOC21_FIRMWARE_ID_RLX6_DRAM_SR_CORE1 SOC21_FIRMWARE_ID_MAX SOC21_FIRMWARE_ID amdgpu_mes_process proc_ctx_bo proc_ctx_gpu_addr proc_ctx_cpu_ptr gang_list doorbell_lock amdgpu_mes_gang gang_id global_priority_level gang_ctx_bo gang_ctx_gpu_addr gang_ctx_cpu_ptr amdgpu_mes_queue mqd_cpu_ptr v11_gfx_mqd shadow_base_lo shadow_base_hi gds_bkup_base_lo gds_bkup_base_hi fw_work_area_base_lo fw_work_area_base_hi shadow_initialized checksum_lo checksum_hi cp_mqd_query_wave_count cp_mqd_query_gfx_hqd_rptr cp_mqd_query_gfx_hqd_wptr cp_mqd_query_gfx_hqd_offset control_buf_addr_lo control_buf_addr_hi v11_compute_mqd compute_dispatch_pkt_addr_lo compute_dispatch_pkt_addr_hi compute_dispatch_scratch_base_lo compute_dispatch_scratch_base_hi compute_req_ctrl compute_user_accum_0 compute_user_accum_1 compute_user_accum_2 compute_user_accum_3 compute_pgm_rsrc3 compute_ddid_index compute_shader_chksum compute_dispatch_interleave control_buf_wptr_lo control_buf_wptr_hi control_buf_dptr_lo control_buf_dptr_hi control_buf_num_entries draw_ring_addr_lo draw_ring_addr_hi gws_0_val gws_1_val gws_2_val gws_3_val gws_4_val gws_5_val gws_6_val gws_7_val gws_8_val gws_9_val gws_10_val gws_11_val gws_12_val gws_13_val gws_14_val gws_15_val gws_16_val gws_17_val gws_18_val gws_19_val gws_20_val gws_21_val gws_22_val gws_23_val gws_24_val gws_25_val gws_26_val gws_27_val gws_28_val gws_29_val gws_30_val gws_31_val gws_32_val gws_33_val gws_34_val gws_35_val gws_36_val gws_37_val gws_38_val gws_39_val gws_40_val gws_41_val gws_42_val gws_43_val gws_44_val gws_45_val gws_46_val gws_47_val gws_48_val gws_49_val gws_50_val gws_51_val gws_52_val gws_53_val gws_54_val gws_55_val gws_56_val gws_57_val gws_58_val gws_59_val gws_60_val gws_61_val gws_62_val gws_63_val fw_autoload_mask shadow_info _SOC24_FIRMWARE_ID_ SOC24_FIRMWARE_ID_INVALID SOC24_FIRMWARE_ID_RLC_G_UCODE SOC24_FIRMWARE_ID_RLC_TOC SOC24_FIRMWARE_ID_RLCG_SCRATCH SOC24_FIRMWARE_ID_RLC_SRM_ARAM SOC24_FIRMWARE_ID_RLC_P_UCODE SOC24_FIRMWARE_ID_RLC_V_UCODE SOC24_FIRMWARE_ID_RLX6_UCODE SOC24_FIRMWARE_ID_RLX6_UCODE_CORE1 SOC24_FIRMWARE_ID_RLX6_DRAM_BOOT SOC24_FIRMWARE_ID_RLX6_DRAM_BOOT_CORE1 SOC24_FIRMWARE_ID_SDMA_UCODE_TH0 SOC24_FIRMWARE_ID_SDMA_UCODE_TH1 SOC24_FIRMWARE_ID_CP_PFP SOC24_FIRMWARE_ID_CP_ME SOC24_FIRMWARE_ID_CP_MEC SOC24_FIRMWARE_ID_RS64_MES_P0 SOC24_FIRMWARE_ID_RS64_MES_P1 SOC24_FIRMWARE_ID_RS64_PFP SOC24_FIRMWARE_ID_RS64_ME SOC24_FIRMWARE_ID_RS64_MEC SOC24_FIRMWARE_ID_RS64_MES_P0_STACK SOC24_FIRMWARE_ID_RS64_MES_P1_STACK SOC24_FIRMWARE_ID_RS64_PFP_P0_STACK SOC24_FIRMWARE_ID_RS64_PFP_P1_STACK SOC24_FIRMWARE_ID_RS64_ME_P0_STACK SOC24_FIRMWARE_ID_RS64_ME_P1_STACK SOC24_FIRMWARE_ID_RS64_MEC_P0_STACK SOC24_FIRMWARE_ID_RS64_MEC_P1_STACK SOC24_FIRMWARE_ID_RS64_MEC_P2_STACK SOC24_FIRMWARE_ID_RS64_MEC_P3_STACK SOC24_FIRMWARE_ID_RLC_SRM_DRAM_SR SOC24_FIRMWARE_ID_RLCG_SCRATCH_SR SOC24_FIRMWARE_ID_RLCP_SCRATCH_SR SOC24_FIRMWARE_ID_RLCV_SCRATCH_SR SOC24_FIRMWARE_ID_RLX6_DRAM_SR SOC24_FIRMWARE_ID_RLX6_DRAM_SR_CORE1 SOC24_FIRMWARE_ID_RLCDEBUGLOG SOC24_FIRMWARE_ID_SRIOV_DEBUG SOC24_FIRMWARE_ID_SRIOV_CSA_RLC SOC24_FIRMWARE_ID_SRIOV_CSA_SDMA SOC24_FIRMWARE_ID_SRIOV_CSA_CP SOC24_FIRMWARE_ID_UMF_ZONE_PAD SOC24_FIRMWARE_ID_MAX SOC24_FIRMWARE_ID size_x16 _RLC_TABLE_OF_CONTENT_V2 RLC_TABLE_OF_CONTENT_V2 EVENT_STATE_CHANGE WAIT_SYNC ENABLE_PIPELINE_NOT_USED v12_gfx_mqd task_shader_control_buf_addr_lo task_shader_control_buf_addr_hi task_shader_read_rptr_lo task_shader_read_rptr_hi task_shader_num_entries task_shader_num_entries_bits task_shader_ring_buffer_addr_lo task_shader_ring_buffer_addr_hi reserved_133 reserved_170 reserved_171 reserved_172 reserved_173 reserved_174 reserved_175 reserved_176 reserved_177 reserved_178 reserved_179 reserved_180 reserved_181 reserved_182 reserved_183 reserved_192 reserved_193 reserved_194 reserved_195 reserved_196 reserved_197 reserved_198 reserved_199 reserved_200 reserved_201 reserved_202 reserved_203 reserved_204 reserved_205 reserved_208 reserved_209 reserved_210 reserved_211 reserved_212 reserved_213 reserved_214 reserved_215 reserved_216 reserved_217 reserved_218 reserved_219 reserved_220 reserved_221 reserved_222 reserved_223 reserved_224 reserved_228 reserved_229 dfwx_flags dfwx_slot dfwx_client_data_addr_lo dfwx_client_data_addr_hi v12_compute_mqd compute_static_thread_mgmt_se8 amdgpu_sdma_irq AMDGPU_SDMA_IRQ_INSTANCE0 AMDGPU_SDMA_IRQ_INSTANCE1 AMDGPU_SDMA_IRQ_INSTANCE2 AMDGPU_SDMA_IRQ_INSTANCE3 AMDGPU_SDMA_IRQ_INSTANCE4 AMDGPU_SDMA_IRQ_INSTANCE5 AMDGPU_SDMA_IRQ_INSTANCE6 AMDGPU_SDMA_IRQ_INSTANCE7 AMDGPU_SDMA_IRQ_INSTANCE8 AMDGPU_SDMA_IRQ_INSTANCE9 AMDGPU_SDMA_IRQ_INSTANCE10 AMDGPU_SDMA_IRQ_INSTANCE11 AMDGPU_SDMA_IRQ_INSTANCE12 AMDGPU_SDMA_IRQ_INSTANCE13 AMDGPU_SDMA_IRQ_INSTANCE14 AMDGPU_SDMA_IRQ_INSTANCE15 AMDGPU_SDMA_IRQ_LAST sdma_on_reset_funcs rb_cntl amdgpu_sdma_ras_memory_id AMDGPU_SDMA_MBANK_DATA_BUF0 AMDGPU_SDMA_MBANK_DATA_BUF1 AMDGPU_SDMA_MBANK_DATA_BUF2 AMDGPU_SDMA_MBANK_DATA_BUF3 AMDGPU_SDMA_MBANK_DATA_BUF4 AMDGPU_SDMA_MBANK_DATA_BUF5 AMDGPU_SDMA_MBANK_DATA_BUF6 AMDGPU_SDMA_MBANK_DATA_BUF7 AMDGPU_SDMA_MBANK_DATA_BUF8 AMDGPU_SDMA_MBANK_DATA_BUF9 AMDGPU_SDMA_MBANK_DATA_BUF10 AMDGPU_SDMA_MBANK_DATA_BUF11 AMDGPU_SDMA_MBANK_DATA_BUF12 AMDGPU_SDMA_MBANK_DATA_BUF13 AMDGPU_SDMA_MBANK_DATA_BUF14 AMDGPU_SDMA_MBANK_DATA_BUF15 AMDGPU_SDMA_UCODE_BUF AMDGPU_SDMA_RB_CMD_BUF AMDGPU_SDMA_IB_CMD_BUF AMDGPU_SDMA_UTCL1_RD_FIFO AMDGPU_SDMA_UTCL1_RDBST_FIFO AMDGPU_SDMA_UTCL1_WR_FIFO AMDGPU_SDMA_DATA_LUT_FIFO AMDGPU_SDMA_SPLIT_DAT_BUF AMDGPU_SDMA_MEMORY_BLOCK_LAST v10_sdma_mqd sdmax_rlcx_rb_cntl sdmax_rlcx_rb_base sdmax_rlcx_rb_base_hi sdmax_rlcx_rb_rptr sdmax_rlcx_rb_rptr_hi sdmax_rlcx_rb_wptr sdmax_rlcx_rb_wptr_hi sdmax_rlcx_rb_wptr_poll_cntl sdmax_rlcx_rb_rptr_addr_hi sdmax_rlcx_rb_rptr_addr_lo sdmax_rlcx_ib_cntl sdmax_rlcx_ib_rptr sdmax_rlcx_ib_offset sdmax_rlcx_ib_base_lo sdmax_rlcx_ib_base_hi sdmax_rlcx_ib_size sdmax_rlcx_skip_cntl sdmax_rlcx_context_status sdmax_rlcx_doorbell sdmax_rlcx_status sdmax_rlcx_doorbell_log sdmax_rlcx_watermark sdmax_rlcx_doorbell_offset sdmax_rlcx_csa_addr_lo sdmax_rlcx_csa_addr_hi sdmax_rlcx_ib_sub_remain sdmax_rlcx_preempt sdmax_rlcx_dummy_reg sdmax_rlcx_rb_wptr_poll_addr_hi sdmax_rlcx_rb_wptr_poll_addr_lo sdmax_rlcx_rb_aql_cntl sdmax_rlcx_minor_ptr_update sdmax_rlcx_midcmd_data0 sdmax_rlcx_midcmd_data1 sdmax_rlcx_midcmd_data2 sdmax_rlcx_midcmd_data3 sdmax_rlcx_midcmd_data4 sdmax_rlcx_midcmd_data5 sdmax_rlcx_midcmd_data6 sdmax_rlcx_midcmd_data7 sdmax_rlcx_midcmd_data8 sdmax_rlcx_midcmd_cntl reserved_106 sdma_engine_id sdma_queue_id sdma_utcl2_cache_read_policy CACHE_READ_POLICY_L2__LRU CACHE_READ_POLICY_L2__STREAM CACHE_READ_POLICY_L2__NOA CACHE_READ_POLICY_L2__DEFAULT sdma_utcl2_cache_write_policy CACHE_WRITE_POLICY_L2__LRU CACHE_WRITE_POLICY_L2__STREAM CACHE_WRITE_POLICY_L2__NOA CACHE_WRITE_POLICY_L2__BYPASS CACHE_WRITE_POLICY_L2__DEFAULT v11_sdma_mqd sdmax_rlcx_sched_cntl sdmax_rlcx_rb_preempt sdmax_rlcx_midcmd_data9 sdmax_rlcx_midcmd_data10 sdmax_rlcx_f32_dbg0 sdmax_rlcx_f32_dbg1 v12_sdma_mqd sdmax_rlcx_mcu_dbg0 sdmax_rlcx_mcu_dbg1 sdmax_rlcx_context_switch_status sdmax_rlcx_wait_unsatisfied_thd sdmax_rlcx_mqd_base_addr_lo sdmax_rlcx_mqd_base_addr_hi sdmax_rlcx_mqd_control amdgpu_mes_queue_properties amdgpu_mes_gang_properties priority_level qprops gprops API_FRAME_SIZE_IN_DWORDS MES_API_TYPE MES_API_TYPE_SCHEDULER MES_API_TYPE_MAX MES_SCH_API_OPCODE MES_SCH_API_SET_HW_RSRC MES_SCH_API_SET_SCHEDULING_CONFIG MES_SCH_API_ADD_QUEUE MES_SCH_API_REMOVE_QUEUE MES_SCH_API_PERFORM_YIELD MES_SCH_API_SET_GANG_PRIORITY_LEVEL MES_SCH_API_SUSPEND MES_SCH_API_RESUME MES_SCH_API_RESET MES_SCH_API_SET_LOG_BUFFER MES_SCH_API_CHANGE_GANG_PRORITY MES_SCH_API_QUERY_SCHEDULER_STATUS MES_SCH_API_PROGRAM_GDS MES_SCH_API_SET_DEBUG_VMID MES_SCH_API_MISC MES_SCH_API_UPDATE_ROOT_PAGE_TABLE MES_SCH_API_AMD_LOG MES_SCH_API_SET_HW_RSRC_1 MES_SCH_API_MAX dwsize MES_API_HEADER u32All MES_AMD_PRIORITY_LEVEL AMD_PRIORITY_LEVEL_LOW AMD_PRIORITY_LEVEL_NORMAL AMD_PRIORITY_LEVEL_MEDIUM AMD_PRIORITY_LEVEL_HIGH AMD_PRIORITY_LEVEL_REALTIME AMD_PRIORITY_NUM_LEVELS MES_QUEUE_TYPE MES_QUEUE_TYPE_GFX MES_QUEUE_TYPE_COMPUTE MES_QUEUE_TYPE_SDMA MES_QUEUE_TYPE_MAX MES_API_STATUS api_completion_fence_addr api_completion_fence_value MAX_COMPUTE_PIPES MAX_GFX_PIPES MAX_SDMA_PIPES MES_SWIP_TO_HWIP_DEF MES_MAX_HWIP_SEGMENT disable_reset use_different_vmid_compute disable_mes_log apply_mmhub_pgvm_invalidate_ack_loss_wa apply_grbm_remote_register_dummy_read_wa second_gfx_pipe_enabled enable_level_process_quantum_check legacy_sch_mode disable_add_queue_wptr_mc_addr enable_mes_event_int_logging enable_reg_active_poll use_disable_queue_in_legacy_uq_preemption send_write_data os_tdr_timeout_override use_rs64mem_for_proc_gang_ctx use_add_queue_unmap_flag_addr enable_mes_sch_stb_log is_strix_tmz_wa_enabled uint32_t_all paging_vmid g_sch_ctx_gpu_mc_ptr query_status_fence_gpu_mc_ptr gc_base mmhub_base osssys_base api_status oversubscription_timer doorbell_info event_intr_history_gpu_mc_ptr os_tdr_timeout_in_sec MESAPI_SET_HW_RESOURCES max_dwords_in_api enable_mes_info_ctx uint32_all mes_info_ctx_mc_addr mes_info_ctx_size cleaner_shader_fence_mc_addr MESAPI_SET_HW_RESOURCES_1 debug_vmid program_gds is_gang_suspended is_tmz_queue map_kiq_utility_queue map_legacy_kq is_long_running is_dwm_queue is_video_blit_queue oa_mask trap_handler_addr sch_id process_context_array_index gang_context_array_index alignment_mode_setting unmap_flag_addr MESAPI__ADD_QUEUE unmap_legacy_gfx_queue unmap_kiq_utility_queue preempt_legacy_gfx_queue tf_addr tf_data MESAPI__REMOVE_QUEUE MESAPI__SUSPEND MESAPI__RESUME reset_queue_only hang_detect_then_reset hang_detect_only reset_legacy_gfx doorbell_offset_addr pipe_id_lp queue_id_lp vmid_id_lp mqd_mc_addr_lp doorbell_offset_lp wptr_addr_lp pipe_id_hp queue_id_hp vmid_id_hp mqd_mc_addr_hp doorbell_offset_hp wptr_addr_hp MESAPI__RESET mes_healthy MESAPI__QUERY_MES_STATUS MESAPI_MISC_OPCODE MESAPI_MISC__WRITE_REG MESAPI_MISC__INV_GART MESAPI_MISC__QUERY_STATUS MESAPI_MISC__READ_REG MESAPI_MISC__WAIT_REG_MEM MESAPI_MISC__SET_SHADER_DEBUGGER MESAPI_MISC__NOTIFY_WORK_ON_UNMAPPED_QUEUE MESAPI_MISC__NOTIFY_TO_UNMAP_PROCESSES MESAPI_MISC__CHANGE_CONFIG MESAPI_MISC__LAUNCH_CLEANER_SHADER MESAPI_MISC__MAX MISC_DATA_MAX_SIZE_IN_DWORDS WRITE_REG READ_REG WRM_OPERATION WRM_OPERATION__WAIT_REG_MEM WRM_OPERATION__WR_WAIT_WR_REG WRM_OPERATION__MAX WAIT_REG_MEM reg_offset1 reg_offset2 INV_GART inv_range_va_start inv_range_size QUERY_STATUS SET_SHADER_DEBUGGER MESAPI_MISC__CHANGE_CONFIG_OPTION MESAPI_MISC__CHANGE_CONFIG_OPTION_LIMIT_SINGLE_PROCESS MESAPI_MISC__CHANGE_CONFIG_OPTION_ENABLE_HWS_LOGGING_BUFFER MESAPI_MISC__CHANGE_CONFIG_OPTION_CHANGE_TDR_CONFIG MESAPI_MISC__CHANGE_CONFIG_OPTION_MAX CHANGE_CONFIG inv_gart query_status wait_reg_mem queue_sch_level MESAPI__MISC prime_icache api_status_off MES_SCH_API_SET_SE_MODE MES_SCH_API_SET_GANG_SUBMIT MES_QUEUE_TYPE_SCHQ halt_on_misaligned_access unmapped_doorbell_handling enable_mes_fence_int enable_mes_debug_ctx mes_debug_ctx_mc_addr mes_debug_ctx_size mes_kiq_unmap_timeout kfd_queue_size use_connected_queue_index use_connected_queue_index_p1 active_vmids connected_queue_index connected_queue_index_p1 MES_API_QUERY_MES_OPCODE MES_API_QUERY_MES__GET_CTX_ARRAY_SIZE MES_API_QUERY_MES__CHECK_HEALTHY MES_API_QUERY_MES__MAX QUERY_MES_MAX_SIZE_IN_DWORDS MES_API_QUERY_MES__CTX_ARRAY_SIZE proc_ctx_array_size_addr gang_ctx_array_size_addr MES_API_QUERY_MES__HEALTHY_CHECK healthy_addr ctx_array_size healthy_check subopcode MESAPI_MISC__QUERY_HUNG_ENGINE_ID MESAPI_MISC__SETUP_MES_DBGEXT read64Bits os_fence amdgpu_uvd_cs_ctx has_msg_cmd buf_sizes mmsch_v1_0_command_type MMSCH_COMMAND__DIRECT_REG_WRITE MMSCH_COMMAND__DIRECT_REG_POLLING MMSCH_COMMAND__DIRECT_REG_READ_MODIFY_WRITE MMSCH_COMMAND__INDIRECT_REG_WRITE MMSCH_COMMAND__END mmsch_v1_0_init_header vce_init_status uvd_init_status vce_table_offset vce_table_size uvd_table_offset uvd_table_size mmsch_v1_0_cmd_direct_reg_header command_type mmsch_v1_0_cmd_direct_write cmd_header mmsch_v1_0_cmd_direct_read_modify_write write_data mmsch_v1_0_cmd_direct_polling wait_value mmsch_v1_0_cmd_end gated amdgpu_fw_shared_fw_logging amdgpu_vcn_fwlog amdgpu_vcn_decode_buffer valid_buf_flag msg_buffer_address_hi msg_buffer_address_lo vcn_ring_type VCN_ENCODE_RING VCN_DECODE_RING VCN_UNIFIED_RING ib_msg ib_pack_in_dw vcn_instance engine_status_constants UVD_PGFSM_STATUS__UVDM_UVDU_PWR_ON UVD_PGFSM_STATUS__UVDM_UVDU_PWR_ON_2_0 UVD_PGFSM_STATUS__UVDM_UVDU_UVDLM_PWR_ON_3_0 UVD_PGFSM_CONFIG__UVDM_UVDU_PWR_ON UVD_STATUS__UVD_BUSY GB_ADDR_CONFIG_DEFAULT UVD_STATUS__IDLE UVD_STATUS__BUSY UVD_POWER_STATUS__UVD_POWER_STATUS_TILES_OFF UVD_STATUS__RBC_BUSY UVD_PGFSM_STATUS_UVDJ_PWR_ON amdgpu_fw_shared_rb_ptrs_struct amdgpu_fw_shared_multi_queue decode_queue_mode encode_generalpurpose_queue_mode encode_lowlatency_queue_mode encode_realtime_queue_mode amdgpu_fw_shared_sw_ring amdgpu_fw_shared_smu_interface_info smu_interface_type amdgpu_fw_shared present_flag_0 multi_queue sw_ring fw_log smu_interface_info set_clocks vinst sram_sel fw_queue_mode FW_QUEUE_RING_RESET FW_QUEUE_DPG_HOLD_OFF mmsch_v2_0_command_type mmsch_v2_0_init_header vcn_init_status vcn_table_offset vcn_table_size mmsch_v2_0_cmd_direct_reg_header mmsch_v2_0_cmd_direct_write mmsch_v2_0_cmd_direct_read_modify_write mmsch_v2_0_cmd_end mmsch_vf_eng_init_header init_status table_offset mmsch_v1_1_init_header eng amdgpu_vcn_v2_6_sub_block AMDGPU_VCN_V2_6_VCPU_VCODEC AMDGPU_VCN_V2_6_MAX_SUB_BLOCK mmsch_v3_0_command_type mmsch_v3_0_table_info mmsch_v3_0_init_header mmsch_v3_0_cmd_direct_reg_header mmsch_v3_0_cmd_direct_write mmsch_v3_0_cmd_direct_read_modify_write mmsch_v3_0_cmd_end amdgpu_fw_shared_unified_queue_struct queue_mode queue_status amdgpu_vcn_rb_setup_info rb_addr_lo rb_addr_hi rb_size rb4_addr_lo rb4_addr_hi rb4_size rb_info amdgpu_fw_shared_rb_setup is_rb_enabled_flags amdgpu_fw_shared_drm_key_wa amdgpu_fw_shared_queue_decouple amdgpu_vcn4_fw_shared rb_setup smu_dpm_interface drm_key_wa decouple amdgpu_vcn_rb_metadata mmsch_v4_0_command_type mmsch_v4_0_table_info mmsch_v4_0_init_header jpegdec mmsch_v4_0_cmd_direct_reg_header mmsch_v4_0_cmd_direct_write mmsch_v4_0_cmd_direct_read_modify_write mmsch_v4_0_cmd_end amdgpu_vcn_v4_0_sub_block AMDGPU_VCN_V4_0_VCPU_VCODEC AMDGPU_VCN_V4_0_MAX_SUB_BLOCK amdgpu_vcn_caps AMDGPU_VCN_RRMT_ENABLED mmsch_v4_0_3_init_header vcn0 mjpegdec0 mjpegdec1 amdgpu_vcn5_fw_shared amdgpu_jpeg_v2_6_sub_block AMDGPU_JPEG_V2_6_JPEG0 AMDGPU_JPEG_V2_6_JPEG1 AMDGPU_JPEG_V2_6_MAX_SUB_BLOCK amdgpu_jpeg_v4_0_sub_block AMDGPU_JPEG_V4_0_JPEG0 AMDGPU_JPEG_V4_0_JPEG1 AMDGPU_JPEG_V4_0_MAX_SUB_BLOCK amdgpu_jpeg_caps AMDGPU_JPEG_RRMT_ENABLED jpeg_engin_status UVD_PGFSM_STATUS__UVDJ_PWR_ON UVD_PGFSM_STATUS__UVDJ_PWR_OFF VPE_CMD_OPCODE VPE_CMD_OPCODE_NOP VPE_CMD_OPCODE_VPE_DESC VPE_CMD_OPCODE_PLANE_CFG VPE_CMD_OPCODE_VPEP_CFG VPE_CMD_OPCODE_INDIRECT VPE_CMD_OPCODE_FENCE VPE_CMD_OPCODE_TRAP VPE_CMD_OPCODE_REG_WRITE VPE_CMD_OPCODE_POLL_REGMEM VPE_CMD_OPCODE_COND_EXE VPE_CMD_OPCODE_ATOMIC VPE_CMD_OPCODE_PRED_EXE VPE_CMD_OPCODE_COLLAB_SYNC VPE_CMD_OPCODE_TIMESTAMP VPE_POLL_REGMEM_SUBOP VPE_POLL_REGMEM_SUBOP_REGMEM VPE_POLL_REGMEM_SUBOP_REGMEM_WRITE amdgpu_umsch_fwlog umsch ndws UMSCH_API_TYPE UMSCH_API_TYPE_SCHEDULER UMSCH_API_TYPE_MAX UMSCH_API_OPCODE UMSCH_API_SET_HW_RSRC UMSCH_API_SET_SCHEDULING_CONFIG UMSCH_API_ADD_QUEUE UMSCH_API_REMOVE_QUEUE UMSCH_API_PERFORM_YIELD UMSCH_API_SUSPEND UMSCH_API_RESUME UMSCH_API_RESET UMSCH_API_SET_LOG_BUFFER UMSCH_API_CHANGE_CONTEXT_PRIORITY UMSCH_API_QUERY_SCHEDULER_STATUS UMSCH_API_UPDATE_AFFINITY UMSCH_API_MAX UMSCH_API_HEADER UMSCH_AMD_PRIORITY_LEVEL AMD_PRIORITY_LEVEL_IDLE AMD_PRIORITY_LEVEL_FOCUS UMSCH_ENGINE_TYPE UMSCH_ENGINE_TYPE_VCN0 UMSCH_ENGINE_TYPE_VCN1 UMSCH_ENGINE_TYPE_VCN UMSCH_ENGINE_TYPE_VPE UMSCH_ENGINE_TYPE_MAX vcn0Affinity vcn1Affinity UMSCH_AFFINITY UMSCH_API_STATUS MAX_VCN0_INSTANCES MAX_VCN1_INSTANCES MAX_VCN_INSTANCES MAX_VPE_INSTANCES UMSCH_MAX_HWIP_SEGMENT disable_umsch_log is_vcn0_enabled is_vcn1_enabled use_rs64mem_for_proc_ctx_csa collaboration_mask_vpe logging_vmid mmhub_version osssys_version vcn_version vpe_version UMSCHAPI__SET_HW_RESOURCES UMSCHAPI__ADD_QUEUE UMSCHAPI__REMOVE_QUEUE input_ptr rst_ctxt wq_name block_obj kgd_engine_type KGD_ENGINE_PFP KGD_ENGINE_ME KGD_ENGINE_CE KGD_ENGINE_MEC1 KGD_ENGINE_MEC2 KGD_ENGINE_RLC KGD_ENGINE_SDMA1 KGD_ENGINE_SDMA2 KGD_ENGINE_MAX engine ib_cmd ib_len is_min dmabuf_adev metadata_buffer mem_info mem_obj cp_mqd_gfx9 run_pm ih_ring_entry kfd_runtime_info r_debug runtime_state ttmp_setup cache_policy cache_policy_coherent cache_policy_noncoherent kfd_mem_obj asic_ops mqd_mgrs packet_mgr lock_hidden processes_count active_queue_count active_cp_queue_count gws_queue_count total_queue_count next_pipe_to_allocate allocated_queues sdma_bitmap xgmi_sdma_bitmap vmid_pasid pipelines_addr fence_addr fence_mem active_runlist trap_debug_vmid is_hws_hang is_resetting hiq_sdma_mqd sched_running sched_halt current_logical_xcc_start wait_times detect_hang_info detect_hang_info_size detect_hang_count kfd_unmap_queues_filter KFD_UNMAP_QUEUES_FILTER_ALL_QUEUES KFD_UNMAP_QUEUES_FILTER_DYNAMIC_QUEUES KFD_UNMAP_QUEUES_FILTER_BY_PASID kfd_queue_type KFD_QUEUE_TYPE_COMPUTE KFD_QUEUE_TYPE_SDMA KFD_QUEUE_TYPE_HIQ KFD_QUEUE_TYPE_DIQ KFD_QUEUE_TYPE_SDMA_XGMI KFD_QUEUE_TYPE_SDMA_BY_ENG_ID kfd_queue_format KFD_QUEUE_FORMAT_PM4 KFD_QUEUE_FORMAT_AQL queue_properties queue_address queue_percent read_ptr write_ptr doorbell_ptr is_interop is_evicted is_being_destroyed is_gws pm4_target_xcc is_dbg_wa is_user_cu_masked sdma_vm_addr eop_ring_buffer_address eop_ring_buffer_size ctx_save_restore_area_address ctx_save_restore_area_size ctl_stack_size exception_status wptr_bo rptr_bo ring_bo eop_buf_bo cwsr_bo mqd_update_flag UPDATE_FLAG_DBG_WA_ENABLE UPDATE_FLAG_DBG_WA_DISABLE UPDATE_FLAG_IS_GWS cu_mask mqd_update_info update_flag mqd_mem_obj gart_mqd_addr sdma_id doorbell_id wptr_bo_gart kfd_process kfd_processes lead_thread pdds n_pdds pqm is_32bit_user_mode event_mutex event_idr signal_handle signal_page signal_mapped_size signal_event_count signal_event_limit_reached kgd_process_info ef restore_work last_eviction_seqno last_restore_timestamp debug_trap_enabled dbg_ev_file debugged_process_count debugger_process kobj_queues attr_pasid has_cwsr exception_enable_mask wait_irq_drain irq_drain_is_open svms xnack_enabled debug_event_workarea dbg_flags queues_paused runtime_enable_sema is_runtime_retry runtime_info gpu_page_fault KFD_MQD_TYPE KFD_MQD_TYPE_HIQ KFD_MQD_TYPE_CP KFD_MQD_TYPE_SDMA KFD_MQD_TYPE_DIQ KFD_MQD_TYPE_MAX scheduling_resources vmid_mask gws_mask oac_mask gds_heap_base gds_heap_size process_queue_manager queue_slot_bitmap qcm_process_device queues_list priv_queue_list queue_count is_debug reset_wavefronts mapped_gws_queue gds_context_area sh_mem_config sh_mem_bases sh_mem_ape1_base sh_mem_ape1_limit num_gws num_oac sh_hidden_private_base cwsr_mem cwsr_kaddr cwsr_base ib_mem ib_base ib_kaddr proc_doorbells kfd_pdd_bound PDD_UNBOUND PDD_BOUND PDD_BOUND_SUSPENDED kfd_process_device qpd lds_base lds_limit gpuvm_base gpuvm_limit scratch_base scratch_limit drm_priv alloc_idr already_dequeued runtime_inuse vram_usage attr_vram vram_filename sdma_past_activity_counter attr_sdma sdma_filename last_evict_timestamp evict_duration_counter attr_evict kobj_stats attr_cu_occupancy kobj_counters attr_faults attr_page_in attr_page_out page_in page_out vm_fault_exc_data vm_fault_exc_data_size spi_dbg_override spi_dbg_launch_mode watch_points user_gpu_id has_reset_queue svm_range_list deferred_list_work deferred_range_list criu_svm_metadata_list deferred_list_lock evicted_ranges drain_pagefaults bitmap_supported faulting_task checkpoint_ts default_granularity kfd_signal_page kfd_criu_queue_priv_data q_address q_size read_ptr_addr write_ptr_addr gpu_id q_id q_percent kernel_queue kfd_config_dequeue_wait_counts_cmd KFD_DEQUEUE_WAIT_INIT KFD_DEQUEUE_WAIT_RESET KFD_DEQUEUE_WAIT_SET_SCH_WAVE packet_manager priv_queue ib_buffer_obj ib_size_bytes is_over_subscription packet_manager_funcs map_process runlist set_resources unmap_queues config_dequeue_wait_counts release_mem map_process_size runlist_size config_dequeue_wait_counts_size release_mem_size mqd_manager allocate_mqd load_mqd update_mqd destroy_mqd free_mqd is_occupied get_wave_state get_checkpoint_info checkpoint_mqd restore_mqd debugfs_show_mqd check_preemption_failed mqd_stride mqd_mutex float device_queue_manager_ops create_queue destroy_queue register_process unregister_process uninitialize unhalt create_kernel_queue destroy_kernel_queue set_cache_memory_policy process_termination evict_process_queues restore_process_queues reset_queues get_queue_checkpoint_info device_queue_manager_asic_ops update_qpd init_sdma_vm mqd_manager_init dqm_detect_hang_info retry_fault throttle_bitmask gpu_resources kfd_ioctl_get_version_args kfd_ioctl_create_queue_args ring_base_address write_pointer_address read_pointer_address queue_percentage queue_priority eop_buffer_address eop_buffer_size ctx_save_restore_address ctx_save_restore_size kfd_ioctl_destroy_queue_args kfd_ioctl_update_queue_args kfd_ioctl_set_cu_mask_args num_cu_mask cu_mask_ptr kfd_ioctl_get_queue_wave_state_args ctl_stack_address ctl_stack_used_size save_area_used_size kfd_ioctl_get_available_memory_args kfd_ioctl_set_memory_policy_args alternate_aperture_base alternate_aperture_size default_policy alternate_policy misc_process_flag kfd_ioctl_get_clock_counters_args gpu_clock_counter cpu_clock_counter system_clock_counter system_clock_freq kfd_process_device_apertures kfd_ioctl_get_process_apertures_args process_apertures num_of_nodes kfd_ioctl_get_process_apertures_new_args kfd_process_device_apertures_ptr kfd_ioctl_create_event_args event_page_offset auto_reset event_slot_index kfd_ioctl_destroy_event_args kfd_ioctl_set_event_args kfd_ioctl_reset_event_args kfd_ioctl_wait_events_args events_ptr wait_for_all wait_result kfd_ioctl_set_scratch_backing_va_args va_addr kfd_ioctl_get_tile_config_args tile_config_ptr macro_tile_config_ptr num_tile_configs num_macro_tile_configs kfd_ioctl_set_trap_handler_args kfd_ioctl_acquire_vm_args drm_fd kfd_ioctl_alloc_memory_of_gpu_args mmap_offset kfd_ioctl_free_memory_of_gpu_args kfd_ioctl_map_memory_to_gpu_args device_ids_array_ptr n_devices n_success kfd_ioctl_unmap_memory_from_gpu_args kfd_ioctl_alloc_queue_gws_args first_gws kfd_ioctl_get_dmabuf_info_args metadata_ptr dmabuf_fd kfd_ioctl_import_dmabuf_args kfd_ioctl_export_dmabuf_args KFD_QUEUE_EVICTION_TRIGGERS KFD_QUEUE_EVICTION_TRIGGER_SVM KFD_QUEUE_EVICTION_TRIGGER_USERPTR KFD_QUEUE_EVICTION_TRIGGER_TTM KFD_QUEUE_EVICTION_TRIGGER_SUSPEND KFD_QUEUE_EVICTION_CRIU_CHECKPOINT KFD_QUEUE_EVICTION_CRIU_RESTORE kfd_ioctl_smi_events_args gpuid anon_fd kfd_criu_op KFD_CRIU_OP_PROCESS_INFO KFD_CRIU_OP_CHECKPOINT KFD_CRIU_OP_UNPAUSE KFD_CRIU_OP_RESTORE KFD_CRIU_OP_RESUME kfd_ioctl_criu_args priv_data_size num_devices num_bos kfd_criu_device_bucket actual_gpu_id kfd_criu_bo_bucket restored_offset kfd_ioctl_svm_op KFD_IOCTL_SVM_OP_SET_ATTR KFD_IOCTL_SVM_OP_GET_ATTR kfd_ioctl_svm_attribute kfd_ioctl_svm_args nattr kfd_ioctl_set_xnack_mode_args kfd_dbg_trap_exception_code EC_NONE EC_QUEUE_WAVE_ABORT EC_QUEUE_WAVE_TRAP EC_QUEUE_WAVE_MATH_ERROR EC_QUEUE_WAVE_ILLEGAL_INSTRUCTION EC_QUEUE_WAVE_MEMORY_VIOLATION EC_QUEUE_WAVE_APERTURE_VIOLATION EC_QUEUE_PACKET_DISPATCH_DIM_INVALID EC_QUEUE_PACKET_DISPATCH_GROUP_SEGMENT_SIZE_INVALID EC_QUEUE_PACKET_DISPATCH_CODE_INVALID EC_QUEUE_PACKET_RESERVED EC_QUEUE_PACKET_UNSUPPORTED EC_QUEUE_PACKET_DISPATCH_WORK_GROUP_SIZE_INVALID EC_QUEUE_PACKET_DISPATCH_REGISTER_INVALID EC_QUEUE_PACKET_VENDOR_UNSUPPORTED EC_QUEUE_PREEMPTION_ERROR EC_QUEUE_NEW EC_DEVICE_QUEUE_DELETE EC_DEVICE_MEMORY_VIOLATION EC_DEVICE_RAS_ERROR EC_DEVICE_FATAL_HALT EC_DEVICE_NEW EC_PROCESS_RUNTIME EC_PROCESS_DEVICE_REMOVE EC_MAX kfd_dbg_runtime_state DEBUG_RUNTIME_STATE_DISABLED DEBUG_RUNTIME_STATE_ENABLED DEBUG_RUNTIME_STATE_ENABLED_BUSY DEBUG_RUNTIME_STATE_ENABLED_ERROR kfd_ioctl_runtime_enable_args mode_mask capabilities_mask kfd_dbg_trap_operations KFD_IOC_DBG_TRAP_ENABLE KFD_IOC_DBG_TRAP_DISABLE KFD_IOC_DBG_TRAP_SEND_RUNTIME_EVENT KFD_IOC_DBG_TRAP_SET_EXCEPTIONS_ENABLED KFD_IOC_DBG_TRAP_SET_WAVE_LAUNCH_OVERRIDE KFD_IOC_DBG_TRAP_SET_WAVE_LAUNCH_MODE KFD_IOC_DBG_TRAP_SUSPEND_QUEUES KFD_IOC_DBG_TRAP_RESUME_QUEUES KFD_IOC_DBG_TRAP_SET_NODE_ADDRESS_WATCH KFD_IOC_DBG_TRAP_CLEAR_NODE_ADDRESS_WATCH KFD_IOC_DBG_TRAP_SET_FLAGS KFD_IOC_DBG_TRAP_QUERY_DEBUG_EVENT KFD_IOC_DBG_TRAP_QUERY_EXCEPTION_INFO KFD_IOC_DBG_TRAP_GET_QUEUE_SNAPSHOT KFD_IOC_DBG_TRAP_GET_DEVICE_SNAPSHOT kfd_ioctl_dbg_trap_enable_args exception_mask rinfo_ptr rinfo_size dbg_fd kfd_ioctl_dbg_trap_send_runtime_event_args kfd_ioctl_dbg_trap_set_exceptions_enabled_args kfd_ioctl_dbg_trap_set_wave_launch_override_args override_mode support_request_mask kfd_ioctl_dbg_trap_set_wave_launch_mode_args launch_mode kfd_ioctl_dbg_trap_suspend_queues_args queue_array_ptr grace_period kfd_ioctl_dbg_trap_resume_queues_args kfd_ioctl_dbg_trap_set_node_address_watch_args kfd_ioctl_dbg_trap_clear_node_address_watch_args kfd_ioctl_dbg_trap_set_flags_args kfd_ioctl_dbg_trap_query_debug_event_args kfd_ioctl_dbg_trap_query_exception_info_args info_ptr exception_code clear_exception kfd_ioctl_dbg_trap_queue_snapshot_args snapshot_buf_ptr kfd_ioctl_dbg_trap_device_snapshot_args send_runtime_event set_exceptions_enabled launch_override suspend_queues resume_queues set_node_address_watch clear_node_address_watch query_debug_event query_exception_info queue_snapshot device_snapshot kfd_ioctl_dbg_trap_args tile_config TLB_FLUSH_TYPE TLB_FLUSH_LEGACY TLB_FLUSH_LIGHTWEIGHT TLB_FLUSH_HEAVYWEIGHT kfd_ioctl_flags KFD_IOC_FLAG_CHECKPOINT_RESTORE amdkfd_ioctl_t amdkfd_ioctl_desc cmd_drv kfd_criu_process_priv_data xnack_mode kfd_criu_device_priv_data kfd_criu_bo_priv_data idr_handle mapped_gpuids kfd_criu_object_type KFD_CRIU_OBJECT_TYPE_QUEUE KFD_CRIU_OBJECT_TYPE_EVENT KFD_CRIU_OBJECT_TYPE_SVM_RANGE enable_ttmp_setup priv_offset max_priv_data_size bo_bucket bo_priv pdd objs_priv_size user_bos user_priv_data bo_buckets shared_fd q_properties kfd_gpu_cache_info cache_level num_cu_shared kfd_node_properties cpu_cores_count simd_count mem_banks_count caches_count io_links_count p2p_links_count cpu_core_id_base simd_id_base capability2 debug_prop lds_size_in_kb gds_size_in_kb array_count simd_arrays_per_engine cu_per_simd_array max_slots_scratch_cu engine_id location_id max_engine_clk_fcompute max_engine_clk_ccompute num_sdma_engines num_sdma_xgmi_engines num_cp_queues cwsr_size debug_memory_size kfd_mem_properties heap_type size_in_bytes kfd_cache_properties processor_id_low cacheline_size cachelines_per_tag cache_assoc sibling_map sibling_map_size kfd_iolink_properties iolink_type ver_maj ver_min node_from node_to min_latency min_bandwidth max_bandwidth rec_transfer_size rec_sdma_eng_id_mask kfd_perf_properties max_concurrent oem_id64 kfd_topology_device node_props mem_props cache_props io_link_props p2p_link_props perf_props kobj_node kobj_mem kobj_cache kobj_iolink kobj_p2plink kobj_perf attr_gpuid attr_props kfd_system_properties generation_count platform_oem platform_rev kobj_topology kobj_nodes attr_genid dmi_mem_device physical_handle error_handle kfd_perf_attr numa_node_id props_ext pcache_info cu_processor_id knode cu_bitmask cu_block gpu_node p2plink outbound_link inbound_link target_gpu_dev db_addr control_stack_offset control_stack_size wave_state_offset wave_state_size kfd_context_save_area_header wave_state debug_offset debug_size err_payload_addr err_event_id kfd_procfs_tree kfd_sdma_activity_handler_workarea sdma_activity_work sdma_activity_counter temp_sdma_queue_list sdma_val send_exception_work_handler_workarea error_reason gpuidx gpu_va svm_work_list_ops SVM_OP_NULL SVM_OP_UNMAP_RANGE SVM_OP_UPDATE_RANGE_NOTIFIER SVM_OP_UPDATE_RANGE_NOTIFIER_AND_MAP SVM_OP_ADD_RANGE SVM_OP_ADD_RANGE_AND_MAP svm_work_list_item svm_range migrate_mutex it_node update_list vram_pages ttm_res svm_bo_list preferred_loc prefetch_loc actual_loc validate_timestamp work_item bitmap_access bitmap_aip mapped_to_gpu pbo KFD_PIPE_PRIORITY KFD_PIPE_PRIORITY_CS_LOW KFD_PIPE_PRIORITY_CS_MEDIUM KFD_PIPE_PRIORITY_CS_HIGH virtual_xcc_id mms cu_mask_count se_mask cik_mqd cik_sdma_rlc_registers sdma_rlc_rb_cntl sdma_rlc_rb_base sdma_rlc_rb_base_hi sdma_rlc_rb_rptr sdma_rlc_rb_wptr sdma_rlc_rb_wptr_poll_cntl sdma_rlc_rb_wptr_poll_addr_hi sdma_rlc_rb_wptr_poll_addr_lo sdma_rlc_rb_rptr_addr_hi sdma_rlc_rb_rptr_addr_lo sdma_rlc_ib_cntl sdma_rlc_ib_rptr sdma_rlc_ib_offset sdma_rlc_ib_base_lo sdma_rlc_ib_base_hi sdma_rlc_ib_size sdma_rlc_skip_cntl sdma_rlc_context_status sdma_rlc_doorbell sdma_rlc_virtual_addr sdma_rlc_ape1_cntl sdma_rlc_doorbell_log minfo gart_addr mqd_src ctl_stack_src mqd_dst ctl_stack_dst atc_bit vi_sdma_mqd sdmax_rlcx_virtual_addr sdmax_rlcx_ape1_cntl ctl_stack v9_sdma_mqd mqd_user_context_save_area_header mqd_mgr pending_wptr64 pending_wptr nop_packet rptr_mem rptr_kernel wptr_mem pq pq_gpu_addr pq_kernel_addr eop_mem eop_kernel_addr fence_mem_obj fence_kernel_address wptr64_kernel wptr_kernel PM4_MES_TYPE_3_HEADER it_opcode_type IT_NOP IT_SET_BASE IT_CLEAR_STATE IT_INDEX_BUFFER_SIZE IT_DISPATCH_DIRECT IT_DISPATCH_INDIRECT IT_ATOMIC_GDS IT_OCCLUSION_QUERY IT_SET_PREDICATION IT_REG_RMW IT_COND_EXEC IT_PRED_EXEC IT_DRAW_INDIRECT IT_DRAW_INDEX_INDIRECT IT_INDEX_BASE IT_DRAW_INDEX_2 IT_CONTEXT_CONTROL IT_INDEX_TYPE IT_DRAW_INDIRECT_MULTI IT_DRAW_INDEX_AUTO IT_NUM_INSTANCES IT_DRAW_INDEX_MULTI_AUTO IT_INDIRECT_BUFFER_CNST IT_STRMOUT_BUFFER_UPDATE IT_DRAW_INDEX_OFFSET_2 IT_DRAW_PREAMBLE IT_WRITE_DATA IT_DRAW_INDEX_INDIRECT_MULTI IT_MEM_SEMAPHORE IT_COPY_DW IT_WAIT_REG_MEM IT_INDIRECT_BUFFER IT_COPY_DATA IT_PFP_SYNC_ME IT_SURFACE_SYNC IT_COND_WRITE IT_EVENT_WRITE IT_EVENT_WRITE_EOP IT_EVENT_WRITE_EOS IT_RELEASE_MEM IT_PREAMBLE_CNTL IT_DMA_DATA IT_ACQUIRE_MEM IT_REWIND IT_LOAD_UCONFIG_REG IT_LOAD_SH_REG IT_LOAD_CONFIG_REG IT_LOAD_CONTEXT_REG IT_SET_CONFIG_REG IT_SET_CONTEXT_REG IT_SET_CONTEXT_REG_INDIRECT IT_SET_SH_REG IT_SET_SH_REG_OFFSET IT_SET_QUEUE_REG IT_SET_UCONFIG_REG IT_SCRATCH_RAM_WRITE IT_SCRATCH_RAM_READ IT_LOAD_CONST_RAM IT_WRITE_CONST_RAM IT_DUMP_CONST_RAM IT_INCREMENT_CE_COUNTER IT_INCREMENT_DE_COUNTER IT_WAIT_ON_CE_COUNTER IT_WAIT_ON_DE_COUNTER_DIFF IT_SWITCH_BUFFER IT_SET_RESOURCES IT_MAP_PROCESS IT_MAP_QUEUES IT_UNMAP_QUEUES IT_QUERY_STATUS IT_RUN_LIST kq packet_size_in_dwords buffer_ptr device_process_node filter_param fence_address dqm_queues rl_gpu_addr rl_size_bytes rl_buffer rl_gpu_buffer rl_buffer_size mes_set_resources_queue_type_enum queue_type__mes_set_resources__kernel_interface_queue_kiq queue_type__mes_set_resources__hsa_interface_queue_hiq queue_type__mes_set_resources__hsa_debug_interface_queue ordinal1 unmap_latency bitfields2 ordinal2 bitfields7 ordinal7 bitfields8 ordinal8 pm4_mes_set_resources queue_mask_lo queue_mask_hi gws_mask_lo gws_mask_hi ib_base_lo ib_base_hi bitfields3 ordinal3 offload_polling process_cnt bitfields4 ordinal4 pm4_mes_runlist diq_enable bitfields10 ordinal10 pm4_mes_map_process sh_hidden_private_base_vmid gds_addr_lo gds_addr_hi completion_signal_lo completion_signal_hi mes_map_queues_queue_sel_vi_enum queue_sel__mes_map_queues__map_to_specified_queue_slots_vi queue_sel__mes_map_queues__map_to_hws_determined_queue_slots_vi mes_map_queues_queue_type_vi_enum queue_type__mes_map_queues__normal_compute_vi queue_type__mes_map_queues__debug_interface_queue_vi queue_type__mes_map_queues__normal_latency_static_queue_vi queue_type__mes_map_queues__low_latency_static_queue_vi mes_map_queues_engine_sel_vi_enum engine_sel__mes_map_queues__compute_vi engine_sel__mes_map_queues__sdma0_vi engine_sel__mes_map_queues__sdma1_vi queue_sel engine_sel check_disable pm4_mes_map_queues mqd_addr_lo mqd_addr_hi wptr_addr_lo wptr_addr_hi mes_query_status_interrupt_sel_enum interrupt_sel__mes_query_status__completion_status interrupt_sel__mes_query_status__process_status interrupt_sel__mes_query_status__queue_status mes_query_status_command_enum command__mes_query_status__interrupt_only command__mes_query_status__fence_only_immediate command__mes_query_status__fence_only_after_write_ack command__mes_query_status__fence_wait_for_write_ack_send_interrupt mes_query_status_engine_sel_enum engine_sel__mes_query_status__compute engine_sel__mes_query_status__sdma0_queue engine_sel__mes_query_status__sdma1_queue interrupt_sel bitfields3a bitfields3b pm4_mes_query_status data_lo data_hi mes_unmap_queues_action_enum action__mes_unmap_queues__preempt_queues action__mes_unmap_queues__reset_queues action__mes_unmap_queues__disable_process_queues action__mes_unmap_queues__reserved mes_unmap_queues_queue_sel_enum queue_sel__mes_unmap_queues__perform_request_on_specified_queues queue_sel__mes_unmap_queues__perform_request_on_pasid_queues queue_sel__mes_unmap_queues__unmap_all_queues queue_sel__mes_unmap_queues__unmap_all_non_static_queues mes_unmap_queues_engine_sel_enum engine_sel__mes_unmap_queues__compute engine_sel__mes_unmap_queues__sdma0 engine_sel__mes_unmap_queues__sdmal doorbell_offset0 doorbell_offset1 reserved8 doorbell_offset2 bitfields5 ordinal5 doorbell_offset3 bitfields6 ordinal6 pm4_mes_unmap_queues RELEASE_MEM_event_index_enum event_index___release_mem__end_of_pipe event_index___release_mem__shader_done RELEASE_MEM_cache_policy_enum cache_policy___release_mem__lru cache_policy___release_mem__stream cache_policy___release_mem__bypass RELEASE_MEM_dst_sel_enum dst_sel___release_mem__memory_controller dst_sel___release_mem__tc_l2 dst_sel___release_mem__queue_write_pointer_register dst_sel___release_mem__queue_write_pointer_poll_mask_bit RELEASE_MEM_int_sel_enum int_sel___release_mem__none int_sel___release_mem__send_interrupt_only int_sel___release_mem__send_interrupt_after_write_confirm int_sel___release_mem__send_data_after_write_confirm RELEASE_MEM_data_sel_enum data_sel___release_mem__none data_sel___release_mem__send_32_bit_low data_sel___release_mem__send_64_bit_data data_sel___release_mem__send_gpu_clock_counter data_sel___release_mem__send_cp_perfcounter_hi_lo data_sel___release_mem__store_gds_data_to_memory event_index tcl1_vol_action_ena tc_vol_action_ena tc_wb_action_ena tcl1_action_ena tc_action_ena dst_sel int_sel data_sel address_lo_32b address_lo_64b pm4_mec_release_mem ib_size_in_dwords packet_size kfd_dbg_trap_flags KFD_DBG_TRAP_FLAG_SINGLE_MEM_OP KFD_DBG_TRAP_FLAG_SINGLE_ALU_OP chained_runlist_idle_disable exec_cleaner_shader new_debug sdma_enable gds_size_hi bitfields14 ordinal14 vm_context_page_table_base_addr_lo32 vm_context_page_table_base_addr_hi32 sq_shader_tba_lo sq_shader_tba_hi sq_shader_tma_lo sq_shader_tma_hi mes_map_queues_queue_sel_enum mes_map_queues_queue_type_enum mes_map_queues_engine_sel_enum mes_map_queues_extended_engine_sel_enum extended_engine_sel__mes_map_queues__legacy_engine_sel extended_engine_sel__mes_map_queues__sdma0_to_7_sel extended_engine_sel__mes_map_queues__sdma8_to_15_sel extended_engine_sel gws_control_queue mes_unmap_queues_extended_engine_sel_enum extended_engine_sel__mes_unmap_queues__legacy_engine_sel extended_engine_sel__mes_unmap_queues__sdma0_to_7_sel WRITE_DATA_dst_sel_enum dst_sel___write_data__mem_mapped_register dst_sel___write_data__tc_l2 dst_sel___write_data__gds dst_sel___write_data__memory dst_sel___write_data__memory_mapped_adc_persistent_state WRITE_DATA_addr_incr_enum addr_incr___write_data__increment_address addr_incr___write_data__do_not_increment_address addr_incr resume_vf wr_confirm dst_mmreg_addr pm4_mec_write_data_mmio single_memops pm4_mes_map_process_aldebaran kfd_queue_snapshot_entry process_queue_node process_queue_list user_priv_ptr priv_data_offset user_priv q_index queues_priv_data_offset priv_data_sizes exception_clear_mask num_qss_entries q_data restore_ctl_stack p_doorbell_offset_in_process pqn check_vmid trap_id wave_id simd_id SQ_CMD_BITS bitfields i32All f32All instance_index sh_index se_index sh_broadcast_writes instance_broadcast_writes se_broadcast_writes GRBM_GFX_INDEX_BITS copy_context_work_handler_workarea copy_context_work n_regs queue_format qss_entry usr_queue_id_array misc_process_properties is_sdma qd restore_sdma_id restore_id patched_ihre kfd_memory_exception_failure NotPresent ReadOnly NoExecute imprecise kfd_hsa_memory_exception_data ErrorType kfd_hsa_hw_exception_data reset_cause memory_lost kfd_hsa_signal_event_data last_event_age memory_exception_data hw_exception_data signal_event_data kfd_event_data kfd_event_data_ext kernel_address user_address need_to_free_pages kfd_criu_event_priv_data kfd_event event_age user_signal_address kfd_event_waiter event_age_enabled user_timeout_ms event_waiters partial_id valid_id_bits devkfd cik_ih_ring_entry patched_flag SQ_INTERRUPT_WORD_ENCODING SQ_INTERRUPT_WORD_ENCODING_AUTO SQ_INTERRUPT_WORD_ENCODING_INST SQ_INTERRUPT_WORD_ENCODING_ERROR SQ_INTERRUPT_ERROR_TYPE SQ_INTERRUPT_ERROR_TYPE_EDC_FUE SQ_INTERRUPT_ERROR_TYPE_ILLEGAL_INST SQ_INTERRUPT_ERROR_TYPE_MEMVIOL SQ_INTERRUPT_ERROR_TYPE_EDC_FED kfd_smi_event KFD_SMI_EVENT_NONE KFD_SMI_EVENT_VMFAULT KFD_SMI_EVENT_THERMAL_THROTTLE KFD_SMI_EVENT_GPU_PRE_RESET KFD_SMI_EVENT_GPU_POST_RESET KFD_SMI_EVENT_MIGRATE_START KFD_SMI_EVENT_MIGRATE_END KFD_SMI_EVENT_PAGE_FAULT_START KFD_SMI_EVENT_PAGE_FAULT_END KFD_SMI_EVENT_QUEUE_EVICTION KFD_SMI_EVENT_QUEUE_RESTORE KFD_SMI_EVENT_UNMAP_FROM_GPU KFD_SMI_EVENT_ALL_PROCESS kfd_smi_client suser crat_header creator_revision total_entries num_domains crat_subtype_computeunit num_cpu_cores num_simd_cores max_waves_simd hsa_capability micro_engine_id num_cu_per_array num_simd_per_cu max_slots_scatch_cu crat_subtype_memory base_addr_low base_addr_high length_low length_high visibility_type crat_subtype_cache associativity cache_properties crat_subtype_iolink proximity_domain_from proximity_domain_to io_interface_type minimum_latency maximum_latency minimum_bandwidth_mbs maximum_bandwidth_mbs recommended_transfer_size weight_xgmi crat_subtype_generic crat_image pcrat_image avail_size sub_type_hdr cache_line_size_missing iolink kfd_dbg_device_info_entry subsystem_device_id num_xcc kfd_dbg_trap_wave_launch_mode KFD_DBG_TRAP_WAVE_LAUNCH_MODE_NORMAL KFD_DBG_TRAP_WAVE_LAUNCH_MODE_HALT KFD_DBG_TRAP_WAVE_LAUNCH_MODE_DEBUG exception_set_mask user_info number_of_device_infos wave_launch_mode trap_override trap_mask_bits trap_mask_request trap_mask_prev trap_mask_supported runtime_size unwind unwind_count watch_address watch_address_mask watch_mode sq_trap_en trap_mask exception_data exception_data_size use_worker KFD_MIGRATE_TRIGGERS KFD_MIGRATE_TRIGGER_PREFETCH KFD_MIGRATE_TRIGGER_PAGEFAULT_GPU KFD_MIGRATE_TRIGGER_PAGEFAULT_CPU KFD_MIGRATE_TRIGGER_TTM_EVICTION KFD_SVM_UNMAP_TRIGGERS KFD_SVM_UNMAP_TRIGGER_MMU_NOTIFY KFD_SVM_UNMAP_TRIGGER_MMU_NOTIFY_MIGRATE KFD_SVM_UNMAP_TRIGGER_UNMAP_FROM_CPU kfd_ioctl_svm_location KFD_IOCTL_SVM_LOCATION_SYSMEM KFD_IOCTL_SVM_LOCATION_UNDEFINED kfd_ioctl_svm_attr_type KFD_IOCTL_SVM_ATTR_PREFERRED_LOC KFD_IOCTL_SVM_ATTR_PREFETCH_LOC KFD_IOCTL_SVM_ATTR_ACCESS KFD_IOCTL_SVM_ATTR_ACCESS_IN_PLACE KFD_IOCTL_SVM_ATTR_NO_ACCESS KFD_IOCTL_SVM_ATTR_SET_FLAGS KFD_IOCTL_SVM_ATTR_CLR_FLAGS KFD_IOCTL_SVM_ATTR_GRANULARITY kfd_criu_svm_range_priv_data criu_svm_metadata svm_validate_context prange nattrs num_svm_ranges svm_priv_data_size bo_s bo_l is_heap_stack mni insert_list remove_list remap_list map_last pchild num_elements update_mem_usage MIGRATION_COPY_DIR FROM_RAM_TO_VRAM FROM_VRAM_TO_RAM best_loc start_mgr last_mgr mfence ttm_res_offset kfd_mem_attachment_type KFD_MEM_ATT_SHARED KFD_MEM_ATT_USERPTR KFD_MEM_ATT_DMABUF KFD_MEM_ATT_SG kfd_mem_attachment is_mapped max_system_mem_limit max_ttm_mem_limit system_mem_used ttm_mem_used mem_limit_lock bo_vm_reservation_context bo_vm_match BO_VM_NOT_MAPPED BO_VM_MAPPED BO_VM_ALL bo_gart criu_resume avm is_aql bo_out alloc_flag hqd_dequeue_request_type DRAIN_PIPE RESET_WAVES gfx_index_val sq_cmd p_pasid utimeout wptr_shift wptr_mask kfd_dbg_trap_override_mode KFD_DBG_TRAP_OVERRIDE_OR KFD_DBG_TRAP_OVERRIDE_REPLACE kfd_dbg_trap_mask KFD_DBG_TRAP_MASK_FP_INVALID KFD_DBG_TRAP_MASK_FP_INPUT_DENORMAL KFD_DBG_TRAP_MASK_FP_DIVIDE_BY_ZERO KFD_DBG_TRAP_MASK_FP_OVERFLOW KFD_DBG_TRAP_MASK_FP_UNDERFLOW KFD_DBG_TRAP_MASK_FP_INEXACT KFD_DBG_TRAP_MASK_INT_DIVIDE_BY_ZERO KFD_DBG_TRAP_MASK_DBG_ADDRESS_WATCH KFD_DBG_TRAP_MASK_DBG_MEMORY_VIOLATION KFD_DBG_TRAP_MASK_TRAP_ON_WAVE_START KFD_DBG_TRAP_MASK_TRAP_ON_WAVE_END SAVE_WAVES sch_wave que_sleep cu_occupancy max_waves_per_cu queue_idx queue_cnt kfd_dbg_cntl_prev keep_trap_enabled restore_dbg_registers stall enable_waitcnt kfd_dbg_trap_cntl_prev amdgpu_cgs_device s_entity s_job i2s_clk_config_data chan_nr sample_rate i2s_platform_data snd_fmts snd_rates i2s_reg_comp1 i2s_reg_comp2 play_dma_data capture_dma_data i2s_clk_cfg gpd acp_version_major acp_version_minor amdgpu_px_quirk px_quirk_flags amdgpu_atpx_functions px_params power_cntl disp_mux_cntl i2c_mux_cntl switch_start switch_end disp_connectors_mapping disp_detection_ports amdgpu_atpx is_hybrid dgpu_req_power_for_displays amdgpu_atpx_priv atpx_detected bridge_pm_usable dhandle other_handle atpx atpx_verify_interface function_bits atpx_px_params valid_flags atpx_power_control dgpu_state atpx_mux atif_verify_interface notification_mask atif_system_params command_code atif_sbios_requests panel_exp_mode thermal_gfx forced_power_gfx forced_power_state system_power_src atif_qbtc_arguments requested_display atif_qbtc_data_point atif_qbtc_output number_of_points atcs_verify_interface atcs_pref_req_input valid_flags_mask perf_req atcs_pref_req_output ret_val atcs_pwr_shift_input dgpu_id dev_acpi_state drv_state amdgpu_acpi_xcc_info numa_info xcp_node amdgpu_acpi_dev_info xcc_list sbdf supp_xcp_mode xcp_mode mem_mode tmr_base amdgpu_atif_notification_cfg amdgpu_atif_notifications system_power_state brightness_change dgpu_display_event gpu_package_power_limit amdgpu_atif_functions system_params sbios_requests temperature_change query_backlight_transfer_characteristics ready_to_undock external_gpu_information amdgpu_atif notification_cfg amdgpu_atcs_functions get_ext_state pcie_perf_req pcie_dev_rdy pcie_bus_width power_shift_control amdgpu_atcs amdgpu_acpi_priv atif atcs tmr_offset xcc_info ss_state advertise phmm_range amd_fan_ctrl_mode AMD_FAN_CTRL_NONE AMD_FAN_CTRL_MANUAL AMD_FAN_CTRL_AUTO metrics_table_header gpu_metrics_v1_3 temperature_edge temperature_hotspot temperature_mem temperature_vrgfx temperature_vrsoc temperature_vrmem average_gfx_activity average_umc_activity average_mm_activity average_socket_power energy_accumulator average_gfxclk_frequency average_socclk_frequency average_uclk_frequency average_vclk0_frequency average_dclk0_frequency average_vclk1_frequency average_dclk1_frequency current_gfxclk current_socclk current_uclk current_vclk0 current_dclk0 current_vclk1 current_dclk1 throttle_status current_fan_speed pcie_link_speed gfx_activity_acc mem_activity_acc temperature_hbm firmware_timestamp voltage_soc voltage_gfx voltage_mem indep_throttle_status freq_band_range smu_message_type SMU_MSG_TestMessage SMU_MSG_GetSmuVersion SMU_MSG_GetDriverIfVersion SMU_MSG_SetAllowedFeaturesMaskLow SMU_MSG_SetAllowedFeaturesMaskHigh SMU_MSG_EnableAllSmuFeatures SMU_MSG_DisableAllSmuFeatures SMU_MSG_EnableSmuFeaturesLow SMU_MSG_EnableSmuFeaturesHigh SMU_MSG_DisableSmuFeaturesLow SMU_MSG_DisableSmuFeaturesHigh SMU_MSG_GetEnabledSmuFeatures SMU_MSG_GetEnabledSmuFeaturesLow SMU_MSG_GetEnabledSmuFeaturesHigh SMU_MSG_SetWorkloadMask SMU_MSG_SetPptLimit SMU_MSG_SetDriverDramAddrHigh SMU_MSG_SetDriverDramAddrLow SMU_MSG_SetToolsDramAddrHigh SMU_MSG_SetToolsDramAddrLow SMU_MSG_TransferTableSmu2Dram SMU_MSG_TransferTableDram2Smu SMU_MSG_UseDefaultPPTable SMU_MSG_UseBackupPPTable SMU_MSG_RunBtc SMU_MSG_RequestI2CBus SMU_MSG_ReleaseI2CBus SMU_MSG_SetFloorSocVoltage SMU_MSG_SoftReset SMU_MSG_StartBacoMonitor SMU_MSG_CancelBacoMonitor SMU_MSG_EnterBaco SMU_MSG_SetSoftMinByFreq SMU_MSG_SetSoftMaxByFreq SMU_MSG_SetHardMinByFreq SMU_MSG_SetHardMaxByFreq SMU_MSG_GetMinDpmFreq SMU_MSG_GetMaxDpmFreq SMU_MSG_GetDpmFreqByIndex SMU_MSG_GetDpmClockFreq SMU_MSG_GetSsVoltageByDpm SMU_MSG_SetMemoryChannelConfig SMU_MSG_SetGeminiMode SMU_MSG_SetGeminiApertureHigh SMU_MSG_SetGeminiApertureLow SMU_MSG_SetMinLinkDpmByIndex SMU_MSG_OverridePcieParameters SMU_MSG_OverDriveSetPercentage SMU_MSG_SetMinDeepSleepDcefclk SMU_MSG_ReenableAcDcInterrupt SMU_MSG_AllowIHHostInterrupt SMU_MSG_NotifyPowerSource SMU_MSG_SetUclkFastSwitch SMU_MSG_SetUclkDownHyst SMU_MSG_GfxDeviceDriverReset SMU_MSG_GetCurrentRpm SMU_MSG_SetVideoFps SMU_MSG_SetTjMax SMU_MSG_SetFanTemperatureTarget SMU_MSG_PrepareMp1ForUnload SMU_MSG_GetCTFLimit SMU_MSG_DramLogSetDramAddrHigh SMU_MSG_DramLogSetDramAddrLow SMU_MSG_DramLogSetDramSize SMU_MSG_SetFanMaxRpm SMU_MSG_SetFanMinPwm SMU_MSG_ConfigureGfxDidt SMU_MSG_NumOfDisplays SMU_MSG_RemoveMargins SMU_MSG_ReadSerialNumTop32 SMU_MSG_ReadSerialNumBottom32 SMU_MSG_SetSystemVirtualDramAddrHigh SMU_MSG_SetSystemVirtualDramAddrLow SMU_MSG_WaflTest SMU_MSG_SetFclkGfxClkRatio SMU_MSG_AllowGfxOff SMU_MSG_DisallowGfxOff SMU_MSG_GetPptLimit SMU_MSG_GetDcModeMaxDpmFreq SMU_MSG_GetDebugData SMU_MSG_SetXgmiMode SMU_MSG_RunAfllBtc SMU_MSG_ExitBaco SMU_MSG_PrepareMp1ForReset SMU_MSG_PrepareMp1ForShutdown SMU_MSG_SetMGpuFanBoostLimitRpm SMU_MSG_GetAVFSVoltageByDpm SMU_MSG_PowerUpVcn SMU_MSG_PowerDownVcn SMU_MSG_PowerUpJpeg SMU_MSG_PowerDownJpeg SMU_MSG_PowerUpJpeg0 SMU_MSG_PowerDownJpeg0 SMU_MSG_PowerUpJpeg1 SMU_MSG_PowerDownJpeg1 SMU_MSG_BacoAudioD3PME SMU_MSG_ArmD3 SMU_MSG_RunDcBtc SMU_MSG_RunGfxDcBtc SMU_MSG_RunSocDcBtc SMU_MSG_SetMemoryChannelEnable SMU_MSG_SetDfSwitchType SMU_MSG_GetVoltageByDpm SMU_MSG_GetVoltageByDpmOverdrive SMU_MSG_PowerUpVcn0 SMU_MSG_PowerDownVcn0 SMU_MSG_PowerUpVcn1 SMU_MSG_PowerDownVcn1 SMU_MSG_PowerUpGfx SMU_MSG_PowerDownIspByTile SMU_MSG_PowerUpIspByTile SMU_MSG_PowerDownSdma SMU_MSG_PowerUpSdma SMU_MSG_SetHardMinIspclkByFreq SMU_MSG_SetHardMinVcn SMU_MSG_SetHardMinVcn0 SMU_MSG_SetHardMinVcn1 SMU_MSG_SetAllowFclkSwitch SMU_MSG_SetMinVideoGfxclkFreq SMU_MSG_ActiveProcessNotify SMU_MSG_SetCustomPolicy SMU_MSG_QueryPowerLimit SMU_MSG_SetGfxclkOverdriveByFreqVid SMU_MSG_SetHardMinDcfclkByFreq SMU_MSG_SetHardMinSocclkByFreq SMU_MSG_ControlIgpuATS SMU_MSG_SetMinVideoFclkFreq SMU_MSG_SetMinDeepSleepDcfclk SMU_MSG_ForcePowerDownGfx SMU_MSG_SetPhyclkVoltageByFreq SMU_MSG_SetDppclkVoltageByFreq SMU_MSG_SetSoftMinVcn SMU_MSG_SetSoftMinVcn0 SMU_MSG_SetSoftMinVcn1 SMU_MSG_EnablePostCode SMU_MSG_GetGfxclkFrequency SMU_MSG_GetFclkFrequency SMU_MSG_GetMinGfxclkFrequency SMU_MSG_GetMaxGfxclkFrequency SMU_MSG_SetGfxCGPG SMU_MSG_SetSoftMaxGfxClk SMU_MSG_SetHardMinGfxClk SMU_MSG_SetSoftMaxSocclkByFreq SMU_MSG_SetSoftMaxFclkByFreq SMU_MSG_SetSoftMaxVcn SMU_MSG_SetSoftMaxVcn0 SMU_MSG_SetSoftMaxVcn1 SMU_MSG_PowerGateMmHub SMU_MSG_UpdatePmeRestore SMU_MSG_GpuChangeState SMU_MSG_SetPowerLimitPercentage SMU_MSG_ForceGfxContentSave SMU_MSG_EnableTmdp48MHzRefclkPwrDown SMU_MSG_PowerGateAtHub SMU_MSG_SetSoftMinJpeg SMU_MSG_SetHardMinFclkByFreq SMU_MSG_DFCstateControl SMU_MSG_GmiPwrDnControl SMU_MSG_spare SMU_MSG_SetNumBadHbmPagesRetired SMU_MSG_GetGmiPwrDnHyst SMU_MSG_SetGmiPwrDnHyst SMU_MSG_EnterGfxoff SMU_MSG_ExitGfxoff SMU_MSG_SetExecuteDMATest SMU_MSG_DAL_DISABLE_DUMMY_PSTATE_CHANGE SMU_MSG_DAL_ENABLE_DUMMY_PSTATE_CHANGE SMU_MSG_SET_DRIVER_DUMMY_TABLE_DRAM_ADDR_HIGH SMU_MSG_SET_DRIVER_DUMMY_TABLE_DRAM_ADDR_LOW SMU_MSG_GET_UMC_FW_WA SMU_MSG_Mode1Reset SMU_MSG_RlcPowerNotify SMU_MSG_SetHardMinIspiclkByFreq SMU_MSG_SetHardMinIspxclkByFreq SMU_MSG_SetSoftMinSocclkByFreq SMU_MSG_PowerUpCvip SMU_MSG_PowerDownCvip SMU_MSG_EnableGfxOff SMU_MSG_DisableGfxOff SMU_MSG_SetSoftMinGfxclk SMU_MSG_SetSoftMinFclk SMU_MSG_GetThermalLimit SMU_MSG_GetCurrentTemperature SMU_MSG_GetCurrentPower SMU_MSG_GetCurrentVoltage SMU_MSG_GetCurrentCurrent SMU_MSG_GetAverageCpuActivity SMU_MSG_GetAverageGfxActivity SMU_MSG_GetAveragePower SMU_MSG_GetAverageTemperature SMU_MSG_SetAveragePowerTimeConstant SMU_MSG_SetAverageActivityTimeConstant SMU_MSG_SetAverageTemperatureTimeConstant SMU_MSG_SetMitigationEndHysteresis SMU_MSG_GetCurrentFreq SMU_MSG_SetReducedPptLimit SMU_MSG_SetReducedThermalLimit SMU_MSG_DramLogSetDramAddr SMU_MSG_StartDramLogging SMU_MSG_StopDramLogging SMU_MSG_SetSoftMinCclk SMU_MSG_SetSoftMaxCclk SMU_MSG_SetGpoFeaturePMask SMU_MSG_DisallowGpo SMU_MSG_Enable2ndUSB20Port SMU_MSG_RequestActiveWgp SMU_MSG_SetFastPPTLimit SMU_MSG_SetSlowPPTLimit SMU_MSG_GetFastPPTLimit SMU_MSG_GetSlowPPTLimit SMU_MSG_EnableDeterminism SMU_MSG_DisableDeterminism SMU_MSG_SetUclkDpmMode SMU_MSG_LightSBR SMU_MSG_GfxDriverResetRecovery SMU_MSG_BoardPowerCalibration SMU_MSG_RequestGfxclk SMU_MSG_ForceGfxVid SMU_MSG_Spare0 SMU_MSG_UnforceGfxVid SMU_MSG_HeavySBR SMU_MSG_SetBadHBMPagesRetiredFlagsPerChannel SMU_MSG_EnableGfxImu SMU_MSG_DriverMode2Reset SMU_MSG_GetGfxOffStatus SMU_MSG_GetGfxOffEntryCount SMU_MSG_LogGfxOffResidency SMU_MSG_SetNumBadMemoryPagesRetired SMU_MSG_SetBadMemoryPagesRetiredFlagsPerChannel SMU_MSG_AllowGpo SMU_MSG_Mode2Reset SMU_MSG_RequestI2cTransaction SMU_MSG_GetMetricsTable SMU_MSG_DALNotPresent SMU_MSG_ClearMcaOnRead SMU_MSG_QueryValidMcaCount SMU_MSG_QueryValidMcaCeCount SMU_MSG_McaBankDumpDW SMU_MSG_McaBankCeDumpDW SMU_MSG_SelectPLPDMode SMU_MSG_PowerUpVpe SMU_MSG_PowerDownVpe SMU_MSG_PowerUpUmsch SMU_MSG_PowerDownUmsch SMU_MSG_SetSoftMaxVpe SMU_MSG_SetSoftMinVpe SMU_MSG_GetMetricsVersion SMU_MSG_EnableUCLKShadow SMU_MSG_RmaDueToBadPageThreshold SMU_MSG_SetThrottlingPolicy SMU_MSG_MALLPowerController SMU_MSG_MALLPowerState SMU_MSG_ResetSDMA SMU_MSG_GetStaticMetricsTable SMU_MSG_MAX_COUNT smu_feature_mask SMU_FEATURE_DPM_PREFETCHER_BIT SMU_FEATURE_DPM_GFXCLK_BIT SMU_FEATURE_DPM_UCLK_BIT SMU_FEATURE_DPM_SOCCLK_BIT SMU_FEATURE_DPM_UVD_BIT SMU_FEATURE_DPM_VCE_BIT SMU_FEATURE_DPM_LCLK_BIT SMU_FEATURE_ULV_BIT SMU_FEATURE_DPM_MP0CLK_BIT SMU_FEATURE_DPM_LINK_BIT SMU_FEATURE_DPM_DCEFCLK_BIT SMU_FEATURE_DPM_XGMI_BIT SMU_FEATURE_DS_GFXCLK_BIT SMU_FEATURE_DS_SOCCLK_BIT SMU_FEATURE_DS_LCLK_BIT SMU_FEATURE_PPT_BIT SMU_FEATURE_TDC_BIT SMU_FEATURE_THERMAL_BIT SMU_FEATURE_GFX_PER_CU_CG_BIT SMU_FEATURE_DATA_CALCULATIONS_BIT SMU_FEATURE_RM_BIT SMU_FEATURE_DS_DCEFCLK_BIT SMU_FEATURE_ACDC_BIT SMU_FEATURE_VR0HOT_BIT SMU_FEATURE_VR1HOT_BIT SMU_FEATURE_FW_CTF_BIT SMU_FEATURE_LED_DISPLAY_BIT SMU_FEATURE_FAN_CONTROL_BIT SMU_FEATURE_GFX_EDC_BIT SMU_FEATURE_GFXOFF_BIT SMU_FEATURE_CG_BIT SMU_FEATURE_DPM_FCLK_BIT SMU_FEATURE_DS_FCLK_BIT SMU_FEATURE_DS_MP1CLK_BIT SMU_FEATURE_DS_MP0CLK_BIT SMU_FEATURE_DS_MPIOCLK_BIT SMU_FEATURE_XGMI_PER_LINK_PWR_DWN_BIT SMU_FEATURE_DPM_GFX_PACE_BIT SMU_FEATURE_MEM_VDDCI_SCALING_BIT SMU_FEATURE_MEM_MVDD_SCALING_BIT SMU_FEATURE_DS_UCLK_BIT SMU_FEATURE_GFX_ULV_BIT SMU_FEATURE_FW_DSTATE_BIT SMU_FEATURE_BACO_BIT SMU_FEATURE_VCN_PG_BIT SMU_FEATURE_MM_DPM_PG_BIT SMU_FEATURE_JPEG_PG_BIT SMU_FEATURE_USB_PG_BIT SMU_FEATURE_RSMU_SMN_CG_BIT SMU_FEATURE_APCC_PLUS_BIT SMU_FEATURE_GTHR_BIT SMU_FEATURE_GFX_DCS_BIT SMU_FEATURE_GFX_SS_BIT SMU_FEATURE_OUT_OF_BAND_MONITOR_BIT SMU_FEATURE_TEMP_DEPENDENT_VMIN_BIT SMU_FEATURE_MMHUB_PG_BIT SMU_FEATURE_ATHUB_PG_BIT SMU_FEATURE_APCC_DFLL_BIT SMU_FEATURE_DF_CSTATE_BIT SMU_FEATURE_DPM_GFX_GPO_BIT SMU_FEATURE_WAFL_CG_BIT SMU_FEATURE_CCLK_DPM_BIT SMU_FEATURE_FAN_CONTROLLER_BIT SMU_FEATURE_VCN_DPM_BIT SMU_FEATURE_LCLK_DPM_BIT SMU_FEATURE_SHUBCLK_DPM_BIT SMU_FEATURE_DCFCLK_DPM_BIT SMU_FEATURE_DS_DCFCLK_BIT SMU_FEATURE_S0I2_BIT SMU_FEATURE_SMU_LOW_POWER_BIT SMU_FEATURE_GFX_DEM_BIT SMU_FEATURE_PSI_BIT SMU_FEATURE_PROCHOT_BIT SMU_FEATURE_CPUOFF_BIT SMU_FEATURE_STAPM_BIT SMU_FEATURE_S0I3_BIT SMU_FEATURE_DF_CSTATES_BIT SMU_FEATURE_PERF_LIMIT_BIT SMU_FEATURE_CORE_DLDO_BIT SMU_FEATURE_RSMU_LOW_POWER_BIT SMU_FEATURE_SMN_LOW_POWER_BIT SMU_FEATURE_THM_LOW_POWER_BIT SMU_FEATURE_SMUIO_LOW_POWER_BIT SMU_FEATURE_MP1_LOW_POWER_BIT SMU_FEATURE_DS_VCN_BIT SMU_FEATURE_CPPC_BIT SMU_FEATURE_OS_CSTATES_BIT SMU_FEATURE_ISP_DPM_BIT SMU_FEATURE_A55_DPM_BIT SMU_FEATURE_CVIP_DSP_DPM_BIT SMU_FEATURE_MSMU_LOW_POWER_BIT SMU_FEATURE_FUSE_CG_BIT SMU_FEATURE_MP1_CG_BIT SMU_FEATURE_SMUIO_CG_BIT SMU_FEATURE_THM_CG_BIT SMU_FEATURE_CLK_CG_BIT SMU_FEATURE_DATA_CALCULATION_BIT SMU_FEATURE_DPM_VCLK_BIT SMU_FEATURE_DPM_DCLK_BIT SMU_FEATURE_FW_DATA_READ_BIT SMU_FEATURE_DPM_GFX_POWER_OPTIMIZER_BIT SMU_FEATURE_DPM_DCN_BIT SMU_FEATURE_VMEMP_SCALING_BIT SMU_FEATURE_VDDIO_MEM_SCALING_BIT SMU_FEATURE_MM_DPM_BIT SMU_FEATURE_SOC_MPCLK_DS_BIT SMU_FEATURE_BACO_MPCLK_DS_BIT SMU_FEATURE_THROTTLERS_BIT SMU_FEATURE_SMARTSHIFT_BIT SMU_FEATURE_GFX_READ_MARGIN_BIT SMU_FEATURE_GFX_IMU_BIT SMU_FEATURE_GFX_PCC_DFLL_BIT SMU_FEATURE_BOOT_TIME_CAL_BIT SMU_FEATURE_BOOT_POWER_OPT_BIT SMU_FEATURE_GFXCLK_SPREAD_SPECTRUM_BIT SMU_FEATURE_SOC_PCC_BIT SMU_FEATURE_OPTIMIZED_VMIN_BIT SMU_FEATURE_CLOCK_POWER_DOWN_BYPASS_BIT SMU_FEATURE_MEM_TEMP_READ_BIT SMU_FEATURE_ATHUB_MMHUB_PG_BIT SMU_FEATURE_BACO_CG_BIT SMU_FEATURE_SOC_CG_BIT SMU_FEATURE_LOW_POWER_DCNCLKS_BIT SMU_FEATURE_WHISPER_MODE_BIT SMU_FEATURE_EDC_PWRBRK_BIT SMU_FEATURE_SOC_EDC_XVMIN_BIT SMU_FEATURE_GFX_PSM_DIDT_BIT SMU_FEATURE_APT_ALL_ENABLE_BIT SMU_FEATURE_APT_SQ_THROTTLE_BIT SMU_FEATURE_APT_PF_DCS_BIT SMU_FEATURE_GFX_EDC_XVMIN_BIT SMU_FEATURE_GFX_DIDT_XVMIN_BIT SMU_FEATURE_FAN_ABNORMAL_BIT SMU_FEATURE_PIT_BIT SMU_FEATURE_COUNT smu_hw_power_state smu_state_ui_label SMU_STATE_UI_LABEL_NONE SMU_STATE_UI_LABEL_BATTERY SMU_STATE_UI_TABEL_MIDDLE_LOW SMU_STATE_UI_LABEL_BALLANCED SMU_STATE_UI_LABEL_MIDDLE_HIGHT SMU_STATE_UI_LABEL_PERFORMANCE SMU_STATE_UI_LABEL_BACO smu_state_classification_flag SMU_STATE_CLASSIFICATION_FLAG_BOOT SMU_STATE_CLASSIFICATION_FLAG_THERMAL SMU_STATE_CLASSIFICATIN_FLAG_LIMITED_POWER_SOURCE SMU_STATE_CLASSIFICATION_FLAG_RESET SMU_STATE_CLASSIFICATION_FLAG_FORCED SMU_STATE_CLASSIFICATION_FLAG_USER_3D_PERFORMANCE SMU_STATE_CLASSIFICATION_FLAG_USER_2D_PERFORMANCE SMU_STATE_CLASSIFICATION_FLAG_3D_PERFORMANCE SMU_STATE_CLASSIFICATION_FLAG_AC_OVERDIRVER_TEMPLATE SMU_STATE_CLASSIFICATION_FLAG_UVD SMU_STATE_CLASSIFICATION_FLAG_3D_PERFORMANCE_LOW SMU_STATE_CLASSIFICATION_FLAG_ACPI SMU_STATE_CLASSIFICATION_FLAG_HD2 SMU_STATE_CLASSIFICATION_FLAG_UVD_HD SMU_STATE_CLASSIFICATION_FLAG_UVD_SD SMU_STATE_CLASSIFICATION_FLAG_USER_DC_PERFORMANCE SMU_STATE_CLASSIFICATION_FLAG_DC_OVERDIRVER_TEMPLATE SMU_STATE_CLASSIFICATION_FLAG_BACO SMU_STATE_CLASSIFICATIN_FLAG_LIMITED_POWER_SOURCE2 SMU_STATE_CLASSIFICATION_FLAG_ULV SMU_STATE_CLASSIFICATION_FLAG_UVD_MVC smu_state_classification_block ui_label bios_index temporary_state to_be_deleted smu_state_pcie_block smu_refreshrate_source SMU_REFRESHRATE_SOURCE_EDID SMU_REFRESHRATE_SOURCE_EXPLICIT smu_state_display_block disable_frame_modulation limit_refreshrate refreshrate_source explicit_refreshrate edid_refreshrate_index enable_vari_bright smu_state_memory_block dll_off m3arb smu_state_software_algorithm_block disable_load_balancing enable_sleep_for_timestamps smu_temperature_range edge_emergency_max hotspot_min hotspot_crit_max hotspot_emergency_max mem_min mem_crit_max mem_emergency_max software_shutdown_temp software_shutdown_temp_offset smu_state_validation_block single_display_only disallow_on_dc supported_power_levels smu_uvd_clocks smu_power_state ordered_list all_states_list validation software uvd_clocks hardware smu_power_src_type SMU_POWER_SOURCE_AC SMU_POWER_SOURCE_DC SMU_POWER_SOURCE_COUNT smu_ppt_limit_type SMU_DEFAULT_PPT_LIMIT SMU_FAST_PPT_LIMIT smu_ppt_limit_level SMU_PPT_LIMIT_MIN SMU_PPT_LIMIT_CURRENT SMU_PPT_LIMIT_DEFAULT SMU_PPT_LIMIT_MAX smu_user_dpm_profile fan_mode power_limit fan_speed_pwm fan_speed_rpm user_od clk_mask clk_dependency smu_table mc_address smu_bios_boot_up_values gfxclk uclk socclk dcefclk mvddc vdd_gfx cooling_id pp_table_id fclk lclk firmware_caps smu_table_context power_play_table power_play_table_size hardcode_pptable metrics_time metrics_table clocks_table watermarks_table max_sustainable_clocks boot_values driver_pptable combo_pptable ecc_table driver_smu_config_table driver_table memory_pool dummy_read_1_table thermal_controller_type overdrive_table boot_overdrive_table user_overdrive_table gpu_metrics_table_size gpu_metrics_table smu_dpm_policy_desc smu_dpm_policy policy_type level_mask current_level smu_context irq_source ppt_funcs message_map clock_map table_map pwr_src_map workload_map message_lock smu_dpm smu_power smu_feature display_config smu_baco thermal_range od_settings pstate_table pstate_sclk pstate_mclk od_enabled current_power_limit default_power_limit max_power_limit min_power_limit ppt_start_addr support_power_containment disable_watermark watermarks_bitmap hard_min_uclk_req_from_dal disable_uclk_switch workload_mask pause_workload power_profile_mode workload_refcount custom_profile_params pm_enabled is_apu smc_driver_if_version smc_fw_if_version smc_fw_version smc_fw_caps smc_fw_state uploading_custom_pp_table dc_controlled_by_gpio throttling_logging_work throttle_int_counter manual_fan_speed_pwm gfx_default_hard_min_freq gfx_default_soft_max_freq gfx_actual_hard_min_freq gfx_actual_soft_max_freq cpu_default_soft_min_freq cpu_default_soft_max_freq cpu_actual_soft_min_freq cpu_actual_soft_max_freq cpu_core_id_select cpu_core_num user_dpm_profile stb_context pptable_firmware param_reg msg_reg resp_reg debug_param_reg debug_msg_reg debug_resp_reg swctf_delayed_work wbrf_supported wbrf_notifier wbrf_delayed_work smu_dpm_policy_ctxt policy_mask smu_dpm_context dpm_context_size dpm_context golden_dpm_context dpm_level saved_dpm_level requested_dpm_level dpm_request_power_state dpm_current_power_state mclk_latency_table dpm_policies mclock_latency_table smu_power_gate uvd_gated vce_gated vcn_gated jpeg_gated vpe_gated umsch_mm_gated smu_power_context power_context power_context_size power_gate feature_num mclk_latency_entries smu_baco_state SMU_BACO_STATE_ENTER SMU_BACO_STATE_EXIT SMU_BACO_STATE_NONE smu_baco_context maco_support smu_freq_info freq_level pstates_clk_freq standard peak custom smu_umd_pstate_table gfxclk_pstate socclk_pstate uclk_pstate vclk_pstate dclk_pstate fclk_pstate cmn2asic_msg_mapping valid_mapping cmn2asic_mapping stb_buf_size pptable_funcs run_btc get_allowed_feature_mask set_default_dpm_table populate_umd_state_clk print_clk_levels emit_clk_levels force_clk_levels od_edit_dpm_table restore_user_od_settings dpm_set_vcn_enable dpm_set_jpeg_enable set_gfx_power_up_by_imu pre_display_config_changed display_config_changed apply_clocks_adjust_rules notify_smc_display_config is_dpm_running set_watermarks_table get_thermal_temperature_range set_default_od_settings set_performance_level get_ppt_limit update_pcie_parameters i2c_fini fini_microcode init_smc_tables fini_smc_tables init_power fini_power check_fw_status setup_pptable get_vbios_bootup_values check_fw_version powergate_sdma set_gfx_cgpg write_pptable set_driver_table_location set_tool_table_location notify_memory_pool_location system_features_control send_smc_msg_with_param send_smc_msg init_display_count set_allowed_mask get_enabled_mask feature_is_enabled disable_all_features_with_exception notify_display_change init_max_sustainable_clocks enable_thermal_alert disable_thermal_alert set_min_dcef_deep_sleep gfx_off_control get_gfx_off_status get_gfx_off_entrycount set_gfx_off_residency get_gfx_off_residency register_irq_handler set_azalia_d3_pme get_bamaco_support baco_get_state baco_set_state baco_enter baco_exit mode1_reset_is_support mode2_reset_is_support mode2_reset enable_gfx_features get_dpm_ultimate_freq set_soft_freq_limited_range set_power_source log_thermal_throttling_event get_pp_feature_mask set_pp_feature_mask gfx_ulv_control deep_sleep_control get_fan_parameters post_init gpo_control set_fine_grain_gfx_freq_parameters smu_handle_passthrough_sbr wait_for_event send_hbm_bad_pages_num send_rma_reason reset_sdma reset_sdma_is_supported get_ecc_info stb_collect_info get_default_config_table_settings set_config_table send_hbm_bad_channel_flag init_pptable_microcode dpm_set_vpe_enable dpm_set_umsch_mm_enable set_mall_enable is_asic_wbrf_supported enable_uclk_shadow set_wbrf_exclusion_ranges METRICS_CURR_GFXCLK METRICS_CURR_SOCCLK METRICS_CURR_UCLK METRICS_CURR_VCLK METRICS_CURR_VCLK1 METRICS_CURR_DCLK METRICS_CURR_DCLK1 METRICS_CURR_FCLK METRICS_CURR_DCEFCLK METRICS_AVERAGE_CPUCLK METRICS_AVERAGE_GFXCLK METRICS_AVERAGE_SOCCLK METRICS_AVERAGE_FCLK METRICS_AVERAGE_UCLK METRICS_AVERAGE_VCLK METRICS_AVERAGE_DCLK METRICS_AVERAGE_VCLK1 METRICS_AVERAGE_DCLK1 METRICS_AVERAGE_GFXACTIVITY METRICS_AVERAGE_MEMACTIVITY METRICS_AVERAGE_VCNACTIVITY METRICS_AVERAGE_SOCKETPOWER METRICS_TEMPERATURE_EDGE METRICS_TEMPERATURE_HOTSPOT METRICS_TEMPERATURE_MEM METRICS_TEMPERATURE_VRGFX METRICS_TEMPERATURE_VRSOC METRICS_TEMPERATURE_VRMEM METRICS_THROTTLER_STATUS METRICS_CURR_FANSPEED METRICS_VOLTAGE_VDDSOC METRICS_VOLTAGE_VDDGFX METRICS_SS_APU_SHARE METRICS_SS_DGPU_SHARE METRICS_UNIQUE_ID_UPPER32 METRICS_UNIQUE_ID_LOWER32 METRICS_PCIE_RATE METRICS_PCIE_WIDTH METRICS_CURR_FANPWM METRICS_CURR_SOCKETPOWER METRICS_AVERAGE_VPECLK METRICS_AVERAGE_IPUCLK METRICS_AVERAGE_MPIPUCLK METRICS_THROTTLER_RESIDENCY_PROCHOT METRICS_THROTTLER_RESIDENCY_SPL METRICS_THROTTLER_RESIDENCY_FPPT METRICS_THROTTLER_RESIDENCY_SPPT METRICS_THROTTLER_RESIDENCY_THM_CORE METRICS_THROTTLER_RESIDENCY_THM_GFX METRICS_THROTTLER_RESIDENCY_THM_SOC MetricsMember_t smu_cmn2asic_mapping_type CMN2ASIC_MAPPING_MSG CMN2ASIC_MAPPING_CLK CMN2ASIC_MAPPING_FEATURE CMN2ASIC_MAPPING_TABLE CMN2ASIC_MAPPING_PWR CMN2ASIC_MAPPING_WORKLOAD smudpm_i2c_controller_config_v2 Enabled Speed Padding SlaveAddress ControllerPort ControllerName ThermalThrotter I2cProtocol atom_smc_dpm_info_v4_6 i2c_padding maxvoltagestepgfx maxvoltagestepsoc vddgfxvrmapping vddsocvrmapping vddmemvrmapping boardvrmapping gfxulvphasesheddingmask externalsensorpresent padding8_v gfxmaxcurrent gfxoffset padding_telemetrygfx socmaxcurrent socoffset padding_telemetrysoc memmaxcurrent memoffset padding_telemetrymem boardmaxcurrent boardoffset padding_telemetryboardinput vr0hotgpio vr0hotpolarity vr1hotgpio vr1hotpolarity pllgfxclkspreadenabled pllgfxclkspreadpercent pllgfxclkspreadfreq uclkspreadenabled uclkspreadpercent uclkspreadfreq fclkspreadenabled fclkspreadpercent fclkspreadfreq fllgfxclkspreadenabled fllgfxclkspreadpercent fllgfxclkspreadfreq i2ccontrollers memorychannelenabled drambitwidth paddingmem totalboardpower boardpadding xgmilinkspeed xgmilinkwidth xgmifclkfreq xgmisocvoltage boardreserved smu_11_0_dpm_clk_level smu_11_0_dpm_table is_fine_grained dpm_levels smu_11_0_pcie_table pcie_lane smu_11_0_dpm_tables soc_table gfx_table uclk_table eclk_table vclk_table vclk1_table dclk_table dclk1_table dcef_table pixel_table display_table phy_table fclk_table pcie_table smu_11_0_dpm_context dpm_tables workload_policy_mask dcef_min_ds_clk I2cControllerConfig_t I2C_SPEED_FAST_50K I2C_SPEED_FAST_100K I2C_SPEED_FAST_400K I2C_SPEED_FAST_PLUS_1M I2C_SPEED_HIGH_1M I2C_SPEED_HIGH_2M I2C_SPEED_COUNT I2C_CMD_READ I2C_CMD_WRITE I2C_CMD_COUNT RegisterAddr Cmd CmdConfig SwI2cCmd_t I2CcontrollerPort I2CSpeed NumCmds SwI2cCmds MmHubPadding SwI2cRequest_t QuadraticInt_t LinearInt_t DroopInt_t PPCLK_GFXCLK PPCLK_VCLK PPCLK_DCLK PPCLK_SOCCLK PPCLK_UCLK PPCLK_FCLK PPCLK_COUNT POWER_SOURCE_AC POWER_SOURCE_DC POWER_SOURCE_COUNT PPT_THROTTLER_PPT0 PPT_THROTTLER_PPT1 PPT_THROTTLER_PPT2 PPT_THROTTLER_PPT3 PPT_THROTTLER_COUNT AVFS_VOLTAGE_GFX AVFS_VOLTAGE_SOC AVFS_VOLTAGE_COUNT VoltageMode SnapToDiscrete NumDiscreteLevels ConversionToAvfsClk SsCurve SsFmin Padding16 DpmDescriptor_t Version FeaturesToRun SocketPowerLimitAc SocketPowerLimitAcTau TdcLimitSoc TdcLimitSocTau TdcLimitGfx TdcLimitGfxTau TedgeLimit ThotspotLimit TmemLimit Tvr_gfxLimit Tvr_memLimit Tvr_socLimit FitLimit PpmPowerLimit PpmTemperatureThreshold ThrottlerControlMask UlvVoltageOffsetGfx UlvPadding UlvGfxclkBypass Padding234 MinVoltageGfx MinVoltageSoc MaxVoltageGfx MaxVoltageSoc LoadLineResistanceGfx LoadLineResistanceSoc DpmDescriptor FreqTableGfx FreqTableVclk FreqTableDclk FreqTableSocclk FreqTableUclk FreqTableFclk Paddingclks Mp0clkFreq Mp0DpmVoltage GfxclkFidle GfxclkSlewRate Padding567 GfxclkDsMaxFreq GfxclkSource Padding456 EnableTdpm TdpmHighHystTemperature TdpmLowHystTemperature GfxclkFreqHighTempLimit FanStopTemp FanStartTemp FanGainEdge FanGainHotspot FanGainVrGfx FanGainVrSoc FanGainVrMem FanGainHbm FanPwmMin FanAcousticLimitRpm FanThrottlingRpm FanMaximumRpm FanTargetTemperature FanTargetGfxclk FanZeroRpmEnable FanTachEdgePerRev FanTempInputSelect padding8_Fan FuzzyFan_ErrorSetDelta FuzzyFan_ErrorRateSetDelta FuzzyFan_PwmSetDelta FuzzyFan_Reserved OverrideAvfsGb Padding8_Avfs qAvfsGb dBtcGbGfxPll dBtcGbGfxAfll dBtcGbSoc qAgingGb qStaticVoltageOffset DcTol DcBtcEnabled Padding8_GfxBtc DcBtcMin DcBtcMax DcBtcGb XgmiDpmPstates XgmiDpmSpare VDDGFX_TVmin VDDSOC_TVmin VDDGFX_Vmin_HiTemp VDDGFX_Vmin_LoTemp VDDSOC_Vmin_HiTemp VDDSOC_Vmin_LoTemp VDDGFX_TVminHystersis VDDSOC_TVminHystersis DebugOverrides ReservedEquation0 ReservedEquation1 ReservedEquation2 ReservedEquation3 MinVoltageUlvGfx PaddingUlv TotalPowerConfig TotalPowerSpare1 TotalPowerSpare2 PccThresholdLow PccThresholdHigh PaddingAPCC BasePerformanceCardPower MaxPerformanceCardPower BasePerformanceFrequencyCap MaxPerformanceFrequencyCap VDDGFX_VminLow VDDGFX_TVminLow VDDGFX_VminLow_HiTemp VDDGFX_VminLow_LoTemp MaxVoltageStepGfx MaxVoltageStepSoc VddGfxVrMapping VddSocVrMapping VddMemVrMapping BoardVrMapping GfxUlvPhaseSheddingMask ExternalSensorPresent Padding8_V GfxMaxCurrent GfxOffset Padding_TelemetryGfx SocMaxCurrent SocOffset Padding_TelemetrySoc MemMaxCurrent MemOffset Padding_TelemetryMem BoardMaxCurrent BoardOffset Padding_TelemetryBoardInput VR0HotGpio VR0HotPolarity VR1HotGpio VR1HotPolarity PllGfxclkSpreadEnabled PllGfxclkSpreadPercent PllGfxclkSpreadFreq UclkSpreadEnabled UclkSpreadPercent UclkSpreadFreq FclkSpreadEnabled FclkSpreadPercent FclkSpreadFreq FllGfxclkSpreadEnabled FllGfxclkSpreadPercent FllGfxclkSpreadFreq I2cControllers MemoryChannelEnabled DramBitWidth PaddingMem TotalBoardPower BoardPadding XgmiLinkSpeed XgmiLinkWidth XgmiFclkFreq XgmiSocVoltage GpioI2cScl GpioI2cSda GpioPadding BoardVoltageCoeffA BoardVoltageCoeffB BoardReserved PPTable_t CurrClock AverageGfxclkFrequency AverageSocclkFrequency AverageUclkFrequency AverageGfxActivity AverageUclkActivity CurrSocVoltageOffset CurrGfxVoltageOffset CurrMemVidOffset Padding8 AverageSocketPower TemperatureEdge TemperatureHotspot TemperatureHBM TemperatureVrGfx TemperatureVrSoc TemperatureVrMem ThrottlerStatus CurrFanSpeed AverageVclkFrequency AverageDclkFrequency VcnActivityPercentage EnergyAccumulator SmuMetrics_t Gfx_ActiveHystLimit Gfx_IdleHystLimit Gfx_FPS Gfx_MinActiveFreqType Gfx_BoosterFreqType Gfx_MinFreqStep Gfx_UseRlcBusy PaddingGfx Gfx_MinActiveFreq Gfx_BoosterFreq Gfx_PD_Data_time_constant Gfx_PD_Data_limit_a Gfx_PD_Data_limit_b Gfx_PD_Data_limit_c Gfx_PD_Data_error_coeff Gfx_PD_Data_error_rate_coeff Mem_ActiveHystLimit Mem_IdleHystLimit Mem_FPS Mem_MinActiveFreqType Mem_BoosterFreqType Mem_MinFreqStep Mem_UseRlcBusy Mem_MinActiveFreq Mem_BoosterFreq Mem_PD_Data_time_constant Mem_PD_Data_limit_a Mem_PD_Data_limit_b Mem_PD_Data_limit_c Mem_PD_Data_error_coeff Mem_PD_Data_error_rate_coeff Mem_UpThreshold_Limit Mem_UpHystLimit Mem_DownHystLimit Mem_Fps BusyThreshold BusyHyst IdleHyst DpmActivityMonitorCoeffInt_t SMU_11_0_ODFEATURE_CAP SMU_11_0_ODCAP_GFXCLK_LIMITS SMU_11_0_ODCAP_GFXCLK_CURVE SMU_11_0_ODCAP_UCLK_MAX SMU_11_0_ODCAP_POWER_LIMIT SMU_11_0_ODCAP_FAN_ACOUSTIC_LIMIT SMU_11_0_ODCAP_FAN_SPEED_MIN SMU_11_0_ODCAP_TEMPERATURE_FAN SMU_11_0_ODCAP_TEMPERATURE_SYSTEM SMU_11_0_ODCAP_MEMORY_TIMING_TUNE SMU_11_0_ODCAP_FAN_ZERO_RPM_CONTROL SMU_11_0_ODCAP_AUTO_UV_ENGINE SMU_11_0_ODCAP_AUTO_OC_ENGINE SMU_11_0_ODCAP_AUTO_OC_MEMORY SMU_11_0_ODCAP_FAN_CURVE SMU_11_0_ODCAP_COUNT smu_11_0_overdrive_table feature_count setting_count smu_11_0_power_saving_clock_table smu_11_0_powerplay_table golden_pp_id golden_revision small_power_limit1 small_power_limit2 boost_power_limit od_turbo_power_limit od_power_save_power_limit power_saving_clock smc_pptable throttling_logging_label smu num_msgs custom_params_max_idx sensor smu_clocks engine_clock memory_clock bus_bandwidth engine_clock_in_sr dcef_clock dcef_clock_in_sr smu_baco_seq BACO_SEQ_BACO BACO_SEQ_MSR BACO_SEQ_BAMACO BACO_SEQ_ULPS BACO_SEQ_COUNT atom_smc_dpm_info_v4_5 VddMem0VrMapping VddMem1VrMapping SocUlvPhaseSheddingMask Mem0MaxCurrent Mem0Offset Padding_TelemetryMem0 Mem1MaxCurrent Mem1Offset Padding_TelemetryMem1 AcDcGpio AcDcPolarity GthrGpio GthrPolarity LedPin0 LedPin1 LedPin2 padding8_4 DfllGfxclkSpreadEnabled DfllGfxclkSpreadPercent DfllGfxclkSpreadFreq SoclkSpreadEnabled SocclkSpreadPercent SocclkSpreadFreq MvddRatio atom_smc_dpm_info_v4_7 LedPin3 LedPin4 LedEnableMask PowerLimitScalar MvddUlvPhaseSheddingMask VddciUlvPhaseSheddingMask Padding8_Psi1 Padding8_Psi2 smu_11_0_max_sustainable_clocks display_clock phy_clock uclock soc_clock PPCLK_DCEFCLK PPCLK_DISPCLK PPCLK_PIXCLK PPCLK_PHYCLK SocketPowerLimitDc SocketPowerLimitDcTau Tvr_mem0Limit Tvr_mem1Limit Tliquid0Limit Tliquid1Limit TplxLimit FwDStateMask UlvVoltageOffsetSoc GceaLinkMgrIdleThreshold paddingRlcUlvParams UlvSmnclkDid UlvMp1clkDid MinVoltageUlvSoc FreqTableDcefclk FreqTableDispclk FreqTablePixclk FreqTablePhyclk DcModeMaxFreq Padding8_Clks FreqTableUclkDiv MemVddciVoltage MemMvddVoltage GfxclkFgfxoffEntry GfxclkFinit GfxclkFopt LowestUclkReservedForUlv paddingUclk MemoryType MemoryChannels PcieGenSpeed PcieLaneCount LclkFreq FanGainLiquid0 FanGainLiquid1 FanGainVrMem0 FanGainVrMem1 FanGainPlx FanGainMem FanPadding dBtcGbGfxDfll MGpuFanBoostLimitRpm BtcConfig RenesesLoadLineEnabled GfxLoadlineResistance SocLoadlineResistance Padding8_Loadline GfxclkAverageLpfTau SocclkAverageLpfTau UclkAverageLpfTau GfxActivityLpfTau UclkActivityLpfTau SocketPowerLpfTau DriverSmuConfig_t GfxclkFmin GfxclkFmax GfxclkFreq1 GfxclkVolt1 GfxclkFreq2 GfxclkVolt2 GfxclkFreq3 GfxclkVolt3 UclkFmax OverDrivePct FanMinimumPwm FanMode FanMaxPwm FanMinPwm FanMaxTemp FanMinTemp MaxOpTemp OverDriveTable_t TemperatureMem TemperatureVrMem0 TemperatureVrMem1 TemperatureLiquid0 TemperatureLiquid1 TemperaturePlx LinkDpmLevel Padding8_2 SmuMetrics_legacy_t AverageGfxclkFrequencyPostDs AverageUclkFrequencyPostDs AverageGfxclkFrequencyPreDs AverageUclkFrequencyPreDs PcieRate PcieWidth Padding8_3 padding16_2 SmuMetrics_NV12_legacy_t Padding32_1 SmuMetrics_NV12_t MinClock MaxClock MinUclk MaxUclk WmSetting WatermarkRowGeneric_t WM_SOCCLK WM_DCEFCLK WM_COUNT WatermarkRow Watermarks_t Soc_ActiveHystLimit Soc_IdleHystLimit Soc_FPS Soc_MinActiveFreqType Soc_BoosterFreqType Soc_MinFreqStep Soc_MinActiveFreq Soc_BoosterFreq Soc_PD_Data_time_constant Soc_PD_Data_limit_a Soc_PD_Data_limit_b Soc_PD_Data_limit_c Soc_PD_Data_error_coeff Soc_PD_Data_error_rate_coeff SMU_11_0_ODSETTING_ID SMU_11_0_ODSETTING_GFXCLKFMAX SMU_11_0_ODSETTING_GFXCLKFMIN SMU_11_0_ODSETTING_VDDGFXCURVEFREQ_P1 SMU_11_0_ODSETTING_VDDGFXCURVEVOLTAGE_P1 SMU_11_0_ODSETTING_VDDGFXCURVEFREQ_P2 SMU_11_0_ODSETTING_VDDGFXCURVEVOLTAGE_P2 SMU_11_0_ODSETTING_VDDGFXCURVEFREQ_P3 SMU_11_0_ODSETTING_VDDGFXCURVEVOLTAGE_P3 SMU_11_0_ODSETTING_UCLKFMAX SMU_11_0_ODSETTING_POWERPERCENTAGE SMU_11_0_ODSETTING_FANRPMMIN SMU_11_0_ODSETTING_FANRPMACOUSTICLIMIT SMU_11_0_ODSETTING_FANTARGETTEMPERATURE SMU_11_0_ODSETTING_OPERATINGTEMPMAX SMU_11_0_ODSETTING_ACTIMING SMU_11_0_ODSETTING_FAN_ZERO_RPM_CONTROL SMU_11_0_ODSETTING_AUTOUVENGINE SMU_11_0_ODSETTING_AUTOOCENGINE SMU_11_0_ODSETTING_AUTOOCMEMORY SMU_11_0_ODSETTING_COUNT od_table pcie_gen_cap pcie_width_cap disable_memory_clock_switch clock_ranges clocks smu_reset_mode SMU_RESET_MODE_0 SMU_RESET_MODE_1 SMU_RESET_MODE_2 smudpm_i2c_controller_config_v3 PaddingConfig atom_smc_dpm_info_v4_9 GpioScl GpioSda FchUsbPdSlaveAddr I2cSpare LedPcie LedError LedSpare1 PaddingMem1 BoardPowerPadding eccPadding EccInfo_t EccInfo EccInfoTable_t ReadWriteData BACO_SEQUENCE MSR_SEQUENCE BAMACO_SEQUENCE ULPS_SEQUENCE D3HOT_SEQUENCE_COUNT Fset Vdroop PiecewiseLinearDroopInt_t PPCLK_DCLK_0 PPCLK_VCLK_0 PPCLK_DCLK_1 PPCLK_VCLK_1 PPCLK_DTBCLK TEMP_EDGE TEMP_HOTSPOT TEMP_MEM TEMP_VR_GFX TEMP_VR_MEM0 TEMP_VR_MEM1 TEMP_VR_SOC TEMP_LIQUID0 TEMP_LIQUID1 TEMP_PLX TEMP_COUNT TDC_THROTTLER_GFX TDC_THROTTLER_SOC TDC_THROTTLER_COUNT Fmin Fmax UclkDpmChangeRange_t TdcLimit TdcLimitTau TemperatureLimit TotalPowerPadding ApccPlusResidencyLimit SmnclkDpmFreq SmnclkDpmVoltage PerPartDroopVsetGfxDfll PaddingPerPartDroop SocLIVmin PaddingLIVmin FreqTableDtbclk PerPartDroopModelGfxDfll FclkBoostFreq FclkParamPadding GfxclkPadding GfxGpoSubFeatureMask GfxGpoEnabledWorkPolicyMask GfxGpoDisabledWorkPolicyMask GfxGpoPadding GfxGpoVotingAllow GfxGpoPadding32 GfxDcsFopt GfxDcsFclkFopt GfxDcsUclkFopt DcsGfxOffVoltage DcsMinGfxOffTime DcsMaxGfxOffTime DcsMinCreditAccum DcsExitHysteresis DcsTimeout DcsParamPadding FlopsPerByteTable UclkDpmPstates UclkDpmSrcFreqRange UclkDpmTargFreqRange UclkDpmMidstepFreq UclkMidstepPadding FanGain FanPadding16 dBtcGbGfxDfllModelSelect PiecewiseLinearDroopIntGfxDfll CustomerVariant VcBtcEnabled VcBtcVminT0 VcBtcFixedVminAgingOffset VcBtcVmin2PsmDegrationGb VcBtcPsmA VcBtcPsmB VcBtcVminA VcBtcVminB LedGpio GfxPowerStagesGpio SkuReserved GamingClk UclkSpreadPadding HsrEnabled VddqOffEnabled PaddingUmcFlags SocLIVminoffset PPTable_beige_goby_t FclkAverageLpfTau VcnClkAverageLpfTau padding16 DriverSmuConfig Spare DriverSmuConfigExternal_t CustomGfxVfCurve CustomCurveFmin UclkFmin FanLinearPwmPoints FanLinearTempPoints VddGfxOffset FanZeroRpmStopTemp AverageFclkFrequencyPreDs AverageFclkFrequencyPostDs CurrFanPwm D3HotEntryCountPerMode D3HotExitCountPerMode ArmMsgReceivedCountPerMode AverageVclk0Frequency AverageDclk0Frequency AverageVclk1Frequency AverageDclk1Frequency AverageGfxclkFrequencyTarget Padding16_2 AccCnt ThrottlingPercentage SmuMetrics_V2_t VcnUsagePercentage0 VcnUsagePercentage1 PublicSerialNumLower32 PublicSerialNumUpper32 SmuMetrics_V3_t ApuSTAPMSmartShiftLimit AverageApuSocketPower ApuSTAPMLimit SmuMetrics_V4_t SmuMetrics SmuMetrics_V2 SmuMetrics_V3 SmuMetrics_V4 SmuMetricsExternal_t Flags Fclk_ActiveHystLimit Fclk_IdleHystLimit Fclk_FPS Fclk_MinActiveFreqType Fclk_BoosterFreqType Fclk_MinFreqStep Fclk_MinActiveFreq Fclk_BoosterFreq Fclk_PD_Data_time_constant Fclk_PD_Data_limit_a Fclk_PD_Data_limit_b Fclk_PD_Data_limit_c Fclk_PD_Data_error_coeff Fclk_PD_Data_error_rate_coeff DpmActivityMonitorCoeffInt DpmActivityMonitorCoeffIntExternal_t SMU_11_0_7_ODFEATURE_CAP SMU_11_0_7_ODCAP_GFXCLK_LIMITS SMU_11_0_7_ODCAP_GFXCLK_CURVE SMU_11_0_7_ODCAP_UCLK_LIMITS SMU_11_0_7_ODCAP_POWER_LIMIT SMU_11_0_7_ODCAP_FAN_ACOUSTIC_LIMIT SMU_11_0_7_ODCAP_FAN_SPEED_MIN SMU_11_0_7_ODCAP_TEMPERATURE_FAN SMU_11_0_7_ODCAP_TEMPERATURE_SYSTEM SMU_11_0_7_ODCAP_MEMORY_TIMING_TUNE SMU_11_0_7_ODCAP_FAN_ZERO_RPM_CONTROL SMU_11_0_7_ODCAP_AUTO_UV_ENGINE SMU_11_0_7_ODCAP_AUTO_OC_ENGINE SMU_11_0_7_ODCAP_AUTO_OC_MEMORY SMU_11_0_7_ODCAP_FAN_CURVE SMU_11_0_ODCAP_AUTO_FAN_ACOUSTIC_LIMIT SMU_11_0_7_ODCAP_POWER_MODE SMU_11_0_7_ODCAP_COUNT SMU_11_0_7_ODSETTING_ID SMU_11_0_7_ODSETTING_GFXCLKFMAX SMU_11_0_7_ODSETTING_GFXCLKFMIN SMU_11_0_7_ODSETTING_CUSTOM_GFX_VF_CURVE_A SMU_11_0_7_ODSETTING_CUSTOM_GFX_VF_CURVE_B SMU_11_0_7_ODSETTING_CUSTOM_GFX_VF_CURVE_C SMU_11_0_7_ODSETTING_CUSTOM_CURVE_VFT_FMIN SMU_11_0_7_ODSETTING_UCLKFMIN SMU_11_0_7_ODSETTING_UCLKFMAX SMU_11_0_7_ODSETTING_POWERPERCENTAGE SMU_11_0_7_ODSETTING_FANRPMMIN SMU_11_0_7_ODSETTING_FANRPMACOUSTICLIMIT SMU_11_0_7_ODSETTING_FANTARGETTEMPERATURE SMU_11_0_7_ODSETTING_OPERATINGTEMPMAX SMU_11_0_7_ODSETTING_ACTIMING SMU_11_0_7_ODSETTING_FAN_ZERO_RPM_CONTROL SMU_11_0_7_ODSETTING_AUTOUVENGINE SMU_11_0_7_ODSETTING_AUTOOCENGINE SMU_11_0_7_ODSETTING_AUTOOCMEMORY SMU_11_0_7_ODSETTING_FAN_CURVE_TEMPERATURE_1 SMU_11_0_7_ODSETTING_FAN_CURVE_SPEED_1 SMU_11_0_7_ODSETTING_FAN_CURVE_TEMPERATURE_2 SMU_11_0_7_ODSETTING_FAN_CURVE_SPEED_2 SMU_11_0_7_ODSETTING_FAN_CURVE_TEMPERATURE_3 SMU_11_0_7_ODSETTING_FAN_CURVE_SPEED_3 SMU_11_0_7_ODSETTING_FAN_CURVE_TEMPERATURE_4 SMU_11_0_7_ODSETTING_FAN_CURVE_SPEED_4 SMU_11_0_7_ODSETTING_FAN_CURVE_TEMPERATURE_5 SMU_11_0_7_ODSETTING_FAN_CURVE_SPEED_5 SMU_11_0_7_ODSETTING_AUTO_FAN_ACOUSTIC_LIMIT SMU_11_0_7_ODSETTING_POWER_MODE SMU_11_0_7_ODSETTING_COUNT smu_11_0_7_overdrive_table pm_setting smu_11_0_7_power_saving_clock_table smu_11_0_7_powerplay_table enablement apu_percent dgpu_percent use_metrics_v3 use_metrics_v2 gpu_metrics_v2_2 temperature_gfx temperature_soc temperature_core temperature_l3 average_cpu_power average_soc_power average_gfx_power average_core_power average_fclk_frequency average_vclk_frequency average_dclk_frequency current_fclk current_vclk current_dclk current_coreclk current_l3clk fan_pwm gpu_metrics_v2_3 average_temperature_gfx average_temperature_soc average_temperature_core average_temperature_l3 gpu_metrics_v2_4 average_cpu_voltage average_soc_voltage average_gfx_voltage average_cpu_current average_soc_current average_gfx_current smu_11_0_power_state SMU_11_0_POWER_STATE__D0 SMU_11_0_POWER_STATE__D1 SMU_11_0_POWER_STATE__D3 SMU_11_0_POWER_STATE__D4 SMU_11_0_POWER_STATE__D5 smu_11_5_power_context power_source in_power_limit_boost_mode current_fast_ppt_limit default_fast_ppt_limit max_fast_ppt_limit MinMclk MaxMclk WmType WM_DCFCLK CUSTOM_DPM_SETTING_GFXCLK CUSTOM_DPM_SETTING_CCLK CUSTOM_DPM_SETTING_FCLK_CCX CUSTOM_DPM_SETTING_FCLK_GFX CUSTOM_DPM_SETTING_FCLK_STALLS CUSTOM_DPM_SETTING_LCLK CUSTOM_DPM_SETTING_COUNT memclk df_pstate_t vcn_clk_t DispClocks DppClocks IspiClocks IspxClocks VcnClocks SocVoltage DfPstateTable MinGfxClk MaxGfxClk NumDfPstatesEnabled NumDcfclkLevelsEnabled NumDispClkLevelsEnabled NumSocClkLevelsEnabled IspClkLevelsEnabled VcnClkLevelsEnabled DpmClocks_t GfxclkFrequency SocclkFrequency VclkFrequency DclkFrequency MemclkFrequency GfxActivity UvdActivity Voltage Current Power CurrentSocketPower CoreFrequency CorePower CoreTemperature L3Frequency L3Temperature GfxTemperature SocTemperature EdgeTemperature C0Residency SmuMetricsTable_t Average SampleStartTime SampleStopTime clk_feature_map entrycount limit_type ppt_limit clock_table highest automatic Accnt gfx_user_settings smc_soft_pptable_entry atom_get_smu_clock_info_parameters_v3_1 syspll_id clk_id dfsdid atom_get_smu_clock_info_command GET_SMU_CLOCK_INFO_V3_1_GET_CLOCK_FREQ GET_SMU_CLOCK_INFO_V3_1_GET_PLLVCO_FREQ GET_SMU_CLOCK_INFO_V3_1_GET_PLLREFCLK_FREQ atom_smu11_syspll_id SMU11_SYSPLL0_ID SMU11_SYSPLL1_0_ID SMU11_SYSPLL1_1_ID SMU11_SYSPLL1_2_ID SMU11_SYSPLL2_ID SMU11_SYSPLL3_0_ID SMU11_SYSPLL3_1_ID atom_smu11_syspll0_clock_id SMU11_SYSPLL0_ECLK_ID SMU11_SYSPLL0_SOCCLK_ID SMU11_SYSPLL0_MP0CLK_ID SMU11_SYSPLL0_DCLK_ID SMU11_SYSPLL0_VCLK_ID SMU11_SYSPLL0_DCEFCLK_ID atom_smu11_syspll1_2_clock_id SMU11_SYSPLL1_0_FCLK_ID atom_smu11_syspll3_1_clock_id SMU11_SYSPLL3_1_MP1CLK_ID SMU11_SYSPLL3_1_SMNCLK_ID SMU11_SYSPLL3_1_LCLK_ID smu_clock_freq_hz syspllvcofreq_10khz sysspllrefclk_10khz atom_get_smu_clock_info_output_parameters_v3_1 atom_smu_outputclkfreq min_value max_value single_dpm_table power_src baco_seq max_clocks tyep auto_fan_control clock_req clock_select DpmClock_t NumDcfClkDpmEnabled NumSocClkDpmEnabled NumFClkDpmEnabled NumMemClkDpmEnabled NumVClkDpmEnabled NumDClkDpmEnabled CLOCK_SMNCLK CLOCK_SOCCLK CLOCK_MP0CLK CLOCK_MP1CLK CLOCK_MP2CLK CLOCK_VCLK CLOCK_LCLK CLOCK_DCLK CLOCK_ACLK CLOCK_ISPCLK CLOCK_SHUBCLK CLOCK_DISPCLK CLOCK_DPPCLK CLOCK_DPREFCLK CLOCK_DCFCLK CLOCK_FCLK CLOCK_UMCCLK CLOCK_GFXCLK CLOCK_COUNT ClockFrequency AverageFclkFrequency AverageUvdActivity FanPwm StapmOriginalLimit StapmCurrentLimit ApuPower dGpuPower VddTdcValue SocTdcValue VddEdcValue SocEdcValue atom_smu12_syspll_id SMU12_SYSPLL0_ID SMU12_SYSPLL1_ID SMU12_SYSPLL2_ID SMU12_SYSPLL3_0_ID SMU12_SYSPLL3_1_ID atom_smu12_syspll0_clock_id SMU12_SYSPLL0_SMNCLK_ID SMU12_SYSPLL0_SOCCLK_ID SMU12_SYSPLL0_MP0CLK_ID SMU12_SYSPLL0_MP1CLK_ID SMU12_SYSPLL0_MP2CLK_ID SMU12_SYSPLL0_VCLK_ID SMU12_SYSPLL0_LCLK_ID SMU12_SYSPLL0_DCLK_ID SMU12_SYSPLL0_ACLK_ID SMU12_SYSPLL0_ISPCLK_ID SMU12_SYSPLL0_SHUBCLK_ID atom_smu12_syspll1_clock_id SMU12_SYSPLL1_DISPCLK_ID SMU12_SYSPLL1_DPPCLK_ID SMU12_SYSPLL1_DPREFCLK_ID SMU12_SYSPLL1_DCFCLK_ID atom_smu12_syspll3_0_clock_id SMU12_SYSPLL3_0_FCLK_ID LowFreq HighFreq WifiOneBand_t WifiBandEntryNum WifiBandEntry WifiBandEntryTable_t atom_smu_info_v3_6 waflclk_ss_mode syspll0_1_vco_freq_10khz syspll0_2_vco_freq_10khz smugoldenoffset syspll0_0_vco_freq_10khz bootup_dxioclk_10khz syspll3_0_vco_freq_10khz syspll3_1_vco_freq_10khz bootup_gfxavsclk_10khz reserved_clk bootup_vclk_10khz bootup_dclk_10khz smu_gpiopad_pu_en_val smu_gpiopad_pd_en_val smu_13_0_max_sustainable_clocks smu_13_0_dpm_clk_level smu_13_0_dpm_table smu_13_0_pcie_table clk_freq num_of_link_levels smu_13_0_dpm_tables smu_13_0_dpm_context exclusion_ranges event_arg pptable_id atom_smc_dpm_info_v4_10 spare5 PPCLK_LCLK StartupLevel PptLimit TdcLimitHbm PaddingLimit DidTableVclk DidTableDclk DidTableSocclk DidTableLclk FidTableFclk DidTableFclk FidTableUclk DidTableUclk StartupFidPll0 StartupFidPll4 StartupFidPll5 StartupSmnclkDid StartupMp0clkDid StartupMp1clkDid StartupWaflclkDid StartupGfxavfsclkDid StartupMpioclkDid StartupDxioclkDid spare123 StartupVidGpu0Svi0Plane0 StartupVidGpu0Svi0Plane1 StartupVidGpu0Svi1Plane0 StartupVidGpu0Svi1Plane1 StartupVidGpu1Svi0Plane0 StartupVidGpu1Svi0Plane1 StartupVidGpu1Svi1Plane0 StartupVidGpu1Svi1Plane1 spare1 StartupGfxclkDid StartupGfxclkFid GFX_Guardband_Freq GFX_Guardband_Voltage_Cold GFX_Guardband_Voltage_Mid GFX_Guardband_Voltage_Hot SOC_Guardband_Freq SOC_Guardband_Voltage_Cold SOC_Guardband_Voltage_Mid SOC_Guardband_Voltage_Hot XgmiStartupLevel spare12 GFX_PPVmin_Enabled GFX_Vmin_Plat_Offset_Hot GFX_Vmin_Plat_Offset_Cold GFX_Vmin_Hot_T0 GFX_Vmin_Cold_T0 GFX_Vmin_Hot_Eol GFX_Vmin_Cold_Eol GFX_Vmin_Aging_Offset GFX_Vmin_Temperature_Hot GFX_Vmin_Temperature_Cold SOC_PPVmin_Enabled SOC_Vmin_Plat_Offset_Hot SOC_Vmin_Plat_Offset_Cold SOC_Vmin_Hot_T0 SOC_Vmin_Cold_T0 SOC_Vmin_Hot_Eol SOC_Vmin_Cold_Eol SOC_Vmin_Aging_Offset SOC_Vmin_Temperature_Hot SOC_Vmin_Temperature_Cold DeterminismVoltageOffset spare22 spare3 XgmiMaxCurrent XgmiOffset Padding_TelemetryXgmi EdcPowerLimit spare6 Padding1 TemperatureAllHBM GfxBusyAcc DramBusyAcc EnergyAcc64bitLow EnergyAcc64bitHigh TimeStampLow TimeStampHigh EccInfo_V2_t EccInfo_V2 SMU_13_0_ODFEATURE_CAP SMU_13_0_ODCAP_GFXCLK_LIMITS SMU_13_0_ODCAP_GFXCLK_CURVE SMU_13_0_ODCAP_UCLK_MAX SMU_13_0_ODCAP_POWER_LIMIT SMU_13_0_ODCAP_FAN_ACOUSTIC_LIMIT SMU_13_0_ODCAP_FAN_SPEED_MIN SMU_13_0_ODCAP_TEMPERATURE_FAN SMU_13_0_ODCAP_TEMPERATURE_SYSTEM SMU_13_0_ODCAP_MEMORY_TIMING_TUNE SMU_13_0_ODCAP_FAN_ZERO_RPM_CONTROL SMU_13_0_ODCAP_AUTO_UV_ENGINE SMU_13_0_ODCAP_AUTO_OC_ENGINE SMU_13_0_ODCAP_AUTO_OC_MEMORY SMU_13_0_ODCAP_FAN_CURVE SMU_13_0_ODCAP_COUNT smu_13_0_overdrive_table smu_13_0_power_saving_clock_table smu_13_0_powerplay_table gpu_metrics_v2_1 FClk MemClk WckRatio DfPstateTable_t NumDcfClkLevelsEnabled StapmOpnLimit InfrastructureCpuMaxFreq InfrastructureGfxMaxFreq SkinTemp DeviceState min_clk max_clk FEATURE_PWR_ALL FEATURE_PWR_S5 FEATURE_PWR_BACO FEATURE_PWR_SOC FEATURE_PWR_GFX FEATURE_PWR_DOMAIN_COUNT PPCLK_DPPCLK PPCLK_DPREFCLK PPCLK_DCFCLK AVFS_TEMP_COLD AVFS_TEMP_HOT AVFS_TEMP_COUNT AVFS_D_G AVFS_D_M_B AVFS_D_M_S AVFS_D_COUNT CalculateFopt Padding3 Padding4 FoptimalDc FoptimalAc Padding2 TEMP_HOTSPOT_G TEMP_HOTSPOT_M TEMP_VR_U TDC_THROTTLER_U SVI_PLANE_GFX SVI_PLANE_SOC SVI_PLANE_VMEMP SVI_PLANE_VDDIO_MEM SVI_PLANE_U SVI_PLANE_COUNT PMFW_VOLT_PLANE_GFX PMFW_VOLT_PLANE_SOC PMFW_VOLT_PLANE_COUNT MEM_VENDOR_PLACEHOLDER0 MEM_VENDOR_SAMSUNG MEM_VENDOR_INFINEON MEM_VENDOR_ELPIDA MEM_VENDOR_ETRON MEM_VENDOR_NANYA MEM_VENDOR_HYNIX MEM_VENDOR_MOSEL MEM_VENDOR_WINBOND MEM_VENDOR_ESMT MEM_VENDOR_PLACEHOLDER1 MEM_VENDOR_PLACEHOLDER2 MEM_VENDOR_PLACEHOLDER3 MEM_VENDOR_PLACEHOLDER4 MEM_VENDOR_PLACEHOLDER5 MEM_VENDOR_MICRON MEM_VENDOR_COUNT PP_GRTAVFS_HW_CPO_CTL_ZONE0 PP_GRTAVFS_HW_CPO_CTL_ZONE1 PP_GRTAVFS_HW_CPO_CTL_ZONE2 PP_GRTAVFS_HW_CPO_CTL_ZONE3 PP_GRTAVFS_HW_CPO_CTL_ZONE4 PP_GRTAVFS_HW_CPO_EN_0_31_ZONE0 PP_GRTAVFS_HW_CPO_EN_32_63_ZONE0 PP_GRTAVFS_HW_CPO_EN_0_31_ZONE1 PP_GRTAVFS_HW_CPO_EN_32_63_ZONE1 PP_GRTAVFS_HW_CPO_EN_0_31_ZONE2 PP_GRTAVFS_HW_CPO_EN_32_63_ZONE2 PP_GRTAVFS_HW_CPO_EN_0_31_ZONE3 PP_GRTAVFS_HW_CPO_EN_32_63_ZONE3 PP_GRTAVFS_HW_CPO_EN_0_31_ZONE4 PP_GRTAVFS_HW_CPO_EN_32_63_ZONE4 PP_GRTAVFS_HW_ZONE0_VF PP_GRTAVFS_HW_ZONE1_VF1 PP_GRTAVFS_HW_ZONE2_VF2 PP_GRTAVFS_HW_ZONE3_VF3 PP_GRTAVFS_HW_VOLTAGE_GB PP_GRTAVFS_HW_CPOSCALINGCTRL_ZONE0 PP_GRTAVFS_HW_CPOSCALINGCTRL_ZONE1 PP_GRTAVFS_HW_CPOSCALINGCTRL_ZONE2 PP_GRTAVFS_HW_CPOSCALINGCTRL_ZONE3 PP_GRTAVFS_HW_CPOSCALINGCTRL_ZONE4 PP_GRTAVFS_HW_RESERVED_0 PP_GRTAVFS_HW_RESERVED_1 PP_GRTAVFS_HW_RESERVED_2 PP_GRTAVFS_HW_RESERVED_3 PP_GRTAVFS_HW_RESERVED_4 PP_GRTAVFS_HW_RESERVED_5 PP_GRTAVFS_HW_RESERVED_6 PP_GRTAVFS_HW_FUSE_COUNT PP_GRTAVFS_FW_COMMON_PPVMIN_Z1_HOT_T0 PP_GRTAVFS_FW_COMMON_PPVMIN_Z1_COLD_T0 PP_GRTAVFS_FW_COMMON_PPVMIN_Z2_HOT_T0 PP_GRTAVFS_FW_COMMON_PPVMIN_Z2_COLD_T0 PP_GRTAVFS_FW_COMMON_PPVMIN_Z3_HOT_T0 PP_GRTAVFS_FW_COMMON_PPVMIN_Z3_COLD_T0 PP_GRTAVFS_FW_COMMON_PPVMIN_Z4_HOT_T0 PP_GRTAVFS_FW_COMMON_PPVMIN_Z4_COLD_T0 PP_GRTAVFS_FW_COMMON_SRAM_RM_Z0 PP_GRTAVFS_FW_COMMON_SRAM_RM_Z1 PP_GRTAVFS_FW_COMMON_SRAM_RM_Z2 PP_GRTAVFS_FW_COMMON_SRAM_RM_Z3 PP_GRTAVFS_FW_COMMON_SRAM_RM_Z4 PP_GRTAVFS_FW_COMMON_FUSE_COUNT PP_GRTAVFS_FW_SEP_FUSE_GB1_PWL_VOLTAGE_NEG_1 PP_GRTAVFS_FW_SEP_FUSE_GB1_PWL_VOLTAGE_0 PP_GRTAVFS_FW_SEP_FUSE_GB1_PWL_VOLTAGE_1 PP_GRTAVFS_FW_SEP_FUSE_GB1_PWL_VOLTAGE_2 PP_GRTAVFS_FW_SEP_FUSE_GB1_PWL_VOLTAGE_3 PP_GRTAVFS_FW_SEP_FUSE_GB1_PWL_VOLTAGE_4 PP_GRTAVFS_FW_SEP_FUSE_GB2_PWL_VOLTAGE_NEG_1 PP_GRTAVFS_FW_SEP_FUSE_GB2_PWL_VOLTAGE_0 PP_GRTAVFS_FW_SEP_FUSE_GB2_PWL_VOLTAGE_1 PP_GRTAVFS_FW_SEP_FUSE_GB2_PWL_VOLTAGE_2 PP_GRTAVFS_FW_SEP_FUSE_GB2_PWL_VOLTAGE_3 PP_GRTAVFS_FW_SEP_FUSE_GB2_PWL_VOLTAGE_4 PP_GRTAVFS_FW_SEP_FUSE_VF_NEG_1_FREQUENCY PP_GRTAVFS_FW_SEP_FUSE_VF4_FREQUENCY PP_GRTAVFS_FW_SEP_FUSE_FREQUENCY_TO_COUNT_SCALER_0 PP_GRTAVFS_FW_SEP_FUSE_FREQUENCY_TO_COUNT_SCALER_1 PP_GRTAVFS_FW_SEP_FUSE_FREQUENCY_TO_COUNT_SCALER_2 PP_GRTAVFS_FW_SEP_FUSE_FREQUENCY_TO_COUNT_SCALER_3 PP_GRTAVFS_FW_SEP_FUSE_FREQUENCY_TO_COUNT_SCALER_4 PP_GRTAVFS_FW_SEP_FUSE_COUNT Offset MaxCurrent SviTelemetryScale_t FAN_MODE_AUTO FAN_MODE_MANUAL_LINEAR FeatureCtrlMask VoltageOffsetPerZoneBoundary Ppt Tdc AcousticTargetRpmThreshold AcousticLimitRpmThreshold OverDriveTable OverDriveTableExternal_t Reserved1 Reserved2 OverDriveLimits_t InitGfxclk_bypass InitSocclk InitMp0clk InitMpioclk InitSmnclk InitUcpclk InitCsrclk InitDprefclk InitDcfclk InitDtbclk InitDclk InitVclk InitUsbdfsclk InitMp1clk InitLclk InitBaco400clk_bypass InitBaco1200clk_bypass InitBaco700clk_bypass InitFclk InitGfxclk_clkb InitUclkDPMState InitVcoFreqPll0 InitVcoFreqPll1 InitVcoFreqPll2 InitVcoFreqPll3 InitVcoFreqPll4 InitVcoFreqPll5 InitVcoFreqPll6 InitGfx InitSoc InitU BootValues_t Temperature PwmLimitMin PwmLimitMax Spare1 AcousticTargetRpmThresholdMin AcousticTargetRpmThresholdMax AcousticLimitRpmThresholdMin AcousticLimitRpmThresholdMax PccLimitMin PccLimitMax FanStopTempMin FanStopTempMax FanStartTempMin FanStartTempMax PowerMinPpt0 MsgLimits_t BaseClockAc GameClockAc BoostClockAc BaseClockDc GameClockDc BoostClockDc DriverReportedClocks_t DcBtcGbScalar AvfsDcBtcParams_t AvfsTemp VftFMin VInversion qVft qAvfsGb2 AvfsFuseOverride_t MemoryTemperatureTypeMask SmartShiftVersion SocketPowerLimitSmartShift2 EnableLegacyPptLimit UseInputTelemetry SmartShiftMinReportedPptinDcs PaddingPpt VrTdcLimit PlatformTdcLimit HwCtfTempLimit PaddingInfra FitControllerFailureRateLimit FitControllerGfxDutyCycle FitControllerSocDutyCycle FitControllerSocOffset GfxApccPlusResidencyLimit UlvVoltageOffset UlvVoltageOffsetU DeepUlvVoltageOffsetSoc DefaultMaxVoltage BoostMaxVoltage VminTempHystersis VminTempThreshold Vmin_Hot_T0 Vmin_Cold_T0 Vmin_Hot_Eol Vmin_Cold_Eol Vmin_Aging_Offset Spare_Vmin_Plat_Offset_Hot Spare_Vmin_Plat_Offset_Cold PerPartVminEnabled Vmin_droop SpareVmin FreqTableDppClk FreqTableDprefclk FreqTableDcfclk GfxclkSpare GfxclkFreqCap GfxclkFgfxoffExitImu GfxclkFgfxoffExitRlc GfxclkThrottleClock EnableGfxPowerStagesGpio GfxIdlePadding SmsRepairWRCKClkDivEn SmsRepairWRCKClkDivVal GfxOffEntryEarlyMGCGEn GfxOffEntryForceCGCGEn GfxOffEntryForceCGCGDelayEn GfxOffEntryForceCGCGDelayVal GfxclkFreqGfxUlv GfxIdlePadding2 GfxOffEntryHysteresis GfxoffSpare DfllBtcMasterScalerM DfllBtcMasterScalerB DfllBtcSlaveScalerM DfllBtcSlaveScalerB DfllPccAsWaitCtrl DfllPccAsStepCtrl DfllL2FrequencyBoostM DfllL2FrequencyBoostB GfxGpoSpare PaddingDcs FoptEnabled DcsSpare2 DcsFoptM DcsFoptB DcsSpare ShadowFreqTableUclk UseStrobeModeOptimizations MemVmempVoltage MemVddioVoltage FclkDpmUPstates FclkDpmVddU FclkDpmUSpeed FclkDpmDisallowPstateFreq PaddingFclk FanGainPadding MGpuAcousticLimitRpmThreshold TempInputSelectMask FwCtfLimit IntakeTempEnableRPM IntakeTempOffsetTemp IntakeTempReleaseTemp IntakeTempHighIntakeAcousticLimit IntakeTempAcouticLimitReleaseRate FanAbnormalTempLimitOffset FanStalledTriggerRpm FanAbnormalTriggerRpmCoeff FanAbnormalDetectionEnable FanIntakeSensorSupport FanIntakePadding FanSpare OverrideGfxAvfsFuses GfxAvfsPadding L2HwRtAvfsFuses SeHwRtAvfsFuses CommonRtAvfs L2FwRtAvfsFuses SeFwRtAvfsFuses Droop_PWL_F Droop_PWL_a Droop_PWL_b Droop_PWL_c Static_PWL_Offset dGbV_dT_vmin dGbV_dT_vmax V2F_vmin_range_low V2F_vmin_range_high V2F_vmax_range_low V2F_vmax_range_high DcBtcGfxParams GfxAvfsSpare OverrideSocAvfsFuses MinSocAvfsRevision SocAvfsPadding SocAvfsFuseOverride DcBtcSocParams SocAvfsSpare BootValues DriverReportedClocks MsgLimits OverDriveLimitsMin OverDriveLimitsBasicMax TotalBoardPowerSupport TotalBoardPowerPadding TotalIdleBoardPowerM TotalIdleBoardPowerB TotalBoardPowerM TotalBoardPowerB qFeffCoeffGameClock qFeffCoeffBaseClock qFeffCoeffBoostClock TemperatureLimit_Hynix TemperatureLimit_Micron TemperatureFwCtfLimit_Hynix TemperatureFwCtfLimit_Micron SkuTable_t VmempUlvPhaseSheddingMask VddioUlvPhaseSheddingMask SlaveAddrMapping VrPsiSupport PaddingPsi EnablePsi6 SviTelemetryScale VoltageTelemetryRatio DownSlewRateVr LedOffGpio FanOffGpio GfxVrPowerStageOffGpio UclkTrainingModeSpreadPercent GfxclkSpreadEnable DramWidth PostVoltageSetBacoDelay BacoEntryDelay FuseWritePowerMuxPresent FuseWritePadding BoardSpare BoardTable_t SkuTable BoardTable AverageMemclkFrequencyPreDs AverageMemclkFrequencyPostDs PCIeBusy dGPU_W_MAX MetricsCounter AvgVoltage AvgCurrent Vcn0ActivityPercentage Vcn1ActivityPercentage AverageTotalBoardPower AvgTemperature AvgTemperatureFanIntake AvgFanPwm AvgFanRpm VmaxThrottlingPercentage AvgApuSocketPower AverageUclkActivity_MAX PublicSerialNumberLower PublicSerialNumberUpper SMU_13_0_0_ODFEATURE_CAP SMU_13_0_0_ODCAP_GFXCLK_LIMITS SMU_13_0_0_ODCAP_UCLK_LIMITS SMU_13_0_0_ODCAP_POWER_LIMIT SMU_13_0_0_ODCAP_FAN_ACOUSTIC_LIMIT SMU_13_0_0_ODCAP_FAN_SPEED_MIN SMU_13_0_0_ODCAP_TEMPERATURE_FAN SMU_13_0_0_ODCAP_TEMPERATURE_SYSTEM SMU_13_0_0_ODCAP_MEMORY_TIMING_TUNE SMU_13_0_0_ODCAP_FAN_ZERO_RPM_CONTROL SMU_13_0_0_ODCAP_AUTO_UV_ENGINE SMU_13_0_0_ODCAP_AUTO_OC_ENGINE SMU_13_0_0_ODCAP_AUTO_OC_MEMORY SMU_13_0_0_ODCAP_FAN_CURVE SMU_13_0_0_ODCAP_AUTO_FAN_ACOUSTIC_LIMIT SMU_13_0_0_ODCAP_POWER_MODE SMU_13_0_0_ODCAP_PER_ZONE_GFX_VOLTAGE_OFFSET SMU_13_0_0_ODCAP_COUNT SMU_13_0_0_ODSETTING_ID SMU_13_0_0_ODSETTING_GFXCLKFMAX SMU_13_0_0_ODSETTING_GFXCLKFMIN SMU_13_0_0_ODSETTING_UCLKFMIN SMU_13_0_0_ODSETTING_UCLKFMAX SMU_13_0_0_ODSETTING_POWERPERCENTAGE SMU_13_0_0_ODSETTING_FANRPMMIN SMU_13_0_0_ODSETTING_FANRPMACOUSTICLIMIT SMU_13_0_0_ODSETTING_FANTARGETTEMPERATURE SMU_13_0_0_ODSETTING_OPERATINGTEMPMAX SMU_13_0_0_ODSETTING_ACTIMING SMU_13_0_0_ODSETTING_FAN_ZERO_RPM_CONTROL SMU_13_0_0_ODSETTING_AUTOUVENGINE SMU_13_0_0_ODSETTING_AUTOOCENGINE SMU_13_0_0_ODSETTING_AUTOOCMEMORY SMU_13_0_0_ODSETTING_FAN_CURVE_TEMPERATURE_1 SMU_13_0_0_ODSETTING_FAN_CURVE_SPEED_1 SMU_13_0_0_ODSETTING_FAN_CURVE_TEMPERATURE_2 SMU_13_0_0_ODSETTING_FAN_CURVE_SPEED_2 SMU_13_0_0_ODSETTING_FAN_CURVE_TEMPERATURE_3 SMU_13_0_0_ODSETTING_FAN_CURVE_SPEED_3 SMU_13_0_0_ODSETTING_FAN_CURVE_TEMPERATURE_4 SMU_13_0_0_ODSETTING_FAN_CURVE_SPEED_4 SMU_13_0_0_ODSETTING_FAN_CURVE_TEMPERATURE_5 SMU_13_0_0_ODSETTING_FAN_CURVE_SPEED_5 SMU_13_0_0_ODSETTING_AUTO_FAN_ACOUSTIC_LIMIT SMU_13_0_0_ODSETTING_POWER_MODE SMU_13_0_0_ODSETTING_PER_ZONE_GFX_VOLTAGE_OFFSET_POINT_1 SMU_13_0_0_ODSETTING_PER_ZONE_GFX_VOLTAGE_OFFSET_POINT_2 SMU_13_0_0_ODSETTING_PER_ZONE_GFX_VOLTAGE_OFFSET_POINT_3 SMU_13_0_0_ODSETTING_PER_ZONE_GFX_VOLTAGE_OFFSET_POINT_4 SMU_13_0_0_ODSETTING_PER_ZONE_GFX_VOLTAGE_OFFSET_POINT_5 SMU_13_0_0_ODSETTING_PER_ZONE_GFX_VOLTAGE_OFFSET_POINT_6 SMU_13_0_0_ODSETTING_COUNT smu_13_0_0_overdrive_table smu_13_0_0_powerplay_table atom_smc_dpm_info_table_13_0_0 CurTemp FilterAlphaValue AverageVcnActivity AverageDRAMReads AverageDRAMWrites AverageCorePower AverageCoreC0Residency OverDriveLimitsAdvancedMax FclkSpreadPadding SMU_13_0_7_ODFEATURE_CAP SMU_13_0_7_ODCAP_GFXCLK_LIMITS SMU_13_0_7_ODCAP_UCLK_LIMITS SMU_13_0_7_ODCAP_POWER_LIMIT SMU_13_0_7_ODCAP_FAN_ACOUSTIC_LIMIT SMU_13_0_7_ODCAP_FAN_SPEED_MIN SMU_13_0_7_ODCAP_TEMPERATURE_FAN SMU_13_0_7_ODCAP_TEMPERATURE_SYSTEM SMU_13_0_7_ODCAP_MEMORY_TIMING_TUNE SMU_13_0_7_ODCAP_FAN_ZERO_RPM_CONTROL SMU_13_0_7_ODCAP_AUTO_UV_ENGINE SMU_13_0_7_ODCAP_AUTO_OC_ENGINE SMU_13_0_7_ODCAP_AUTO_OC_MEMORY SMU_13_0_7_ODCAP_FAN_CURVE SMU_13_0_7_ODCAP_AUTO_FAN_ACOUSTIC_LIMIT SMU_13_0_7_ODCAP_POWER_MODE SMU_13_0_7_ODCAP_PER_ZONE_GFX_VOLTAGE_OFFSET SMU_13_0_7_ODCAP_COUNT SMU_13_0_7_ODSETTING_ID SMU_13_0_7_ODSETTING_GFXCLKFMAX SMU_13_0_7_ODSETTING_GFXCLKFMIN SMU_13_0_7_ODSETTING_UCLKFMIN SMU_13_0_7_ODSETTING_UCLKFMAX SMU_13_0_7_ODSETTING_POWERPERCENTAGE SMU_13_0_7_ODSETTING_FANRPMMIN SMU_13_0_7_ODSETTING_FANRPMACOUSTICLIMIT SMU_13_0_7_ODSETTING_FANTARGETTEMPERATURE SMU_13_0_7_ODSETTING_OPERATINGTEMPMAX SMU_13_0_7_ODSETTING_ACTIMING SMU_13_0_7_ODSETTING_FAN_ZERO_RPM_CONTROL SMU_13_0_7_ODSETTING_AUTOUVENGINE SMU_13_0_7_ODSETTING_AUTOOCENGINE SMU_13_0_7_ODSETTING_AUTOOCMEMORY SMU_13_0_7_ODSETTING_FAN_CURVE_TEMPERATURE_1 SMU_13_0_7_ODSETTING_FAN_CURVE_SPEED_1 SMU_13_0_7_ODSETTING_FAN_CURVE_TEMPERATURE_2 SMU_13_0_7_ODSETTING_FAN_CURVE_SPEED_2 SMU_13_0_7_ODSETTING_FAN_CURVE_TEMPERATURE_3 SMU_13_0_7_ODSETTING_FAN_CURVE_SPEED_3 SMU_13_0_7_ODSETTING_FAN_CURVE_TEMPERATURE_4 SMU_13_0_7_ODSETTING_FAN_CURVE_SPEED_4 SMU_13_0_7_ODSETTING_FAN_CURVE_TEMPERATURE_5 SMU_13_0_7_ODSETTING_FAN_CURVE_SPEED_5 SMU_13_0_7_ODSETTING_AUTO_FAN_ACOUSTIC_LIMIT SMU_13_0_7_ODSETTING_POWER_MODE SMU_13_0_7_ODSETTING_PER_ZONE_GFX_VOLTAGE_OFFSET_POINT_1 SMU_13_0_7_ODSETTING_PER_ZONE_GFX_VOLTAGE_OFFSET_POINT_2 SMU_13_0_7_ODSETTING_PER_ZONE_GFX_VOLTAGE_OFFSET_POINT_3 SMU_13_0_7_ODSETTING_PER_ZONE_GFX_VOLTAGE_OFFSET_POINT_4 SMU_13_0_7_ODSETTING_PER_ZONE_GFX_VOLTAGE_OFFSET_POINT_5 SMU_13_0_7_ODSETTING_PER_ZONE_GFX_VOLTAGE_OFFSET_POINT_6 SMU_13_0_7_ODSETTING_COUNT smu_13_0_7_overdrive_table smu_13_0_7_powerplay_table atom_smc_dpm_info_table_13_0_7 pp_policy_soc_pstate SOC_PSTATE_DEFAULT SOC_PSTATE_0 SOC_PSTATE_1 SOC_PSTATE_2 SOC_PSTAT_COUNT amdgpu_xcp_metrics_v1_1 gfx_busy_inst jpeg_busy vcn_busy gfx_busy_acc gfx_below_host_limit_acc gpu_metrics_v1_7 curr_socket_power mem_max_bandwidth accumulation_counter prochot_residency_acc ppt_residency_acc socket_thm_residency_acc vr_thm_residency_acc hbm_thm_residency_acc gfxclk_lock_status xgmi_link_width xgmi_link_speed pcie_bandwidth_acc pcie_bandwidth_inst pcie_l0_to_recov_count_acc pcie_replay_count_acc pcie_replay_rover_count_acc pcie_nak_sent_count_acc pcie_nak_rcvd_count_acc xgmi_read_data_acc xgmi_write_data_acc xgmi_link_status num_partition xcp_stats pcie_lc_perf_other_end_recovery amdgpu_pmmetrics_header mp1_ip_discovery_version pmfw_version pmmetrics_version amdgpu_pm_metrics FEATURE_DATA_CALCULATION FEATURE_DPM_CCLK FEATURE_DPM_FCLK FEATURE_DPM_GFXCLK FEATURE_DPM_LCLK FEATURE_DPM_SOCCLK FEATURE_DPM_UCLK FEATURE_DPM_VCN FEATURE_DPM_XGMI FEATURE_DS_FCLK FEATURE_DS_GFXCLK FEATURE_DS_LCLK FEATURE_DS_MP0CLK FEATURE_DS_MP1CLK FEATURE_DS_MPIOCLK FEATURE_DS_SOCCLK FEATURE_DS_VCN FEATURE_APCC_DFLL FEATURE_APCC_PLUS FEATURE_DF_CSTATE FEATURE_CC6 FEATURE_PC6 FEATURE_CPPC FEATURE_PPT FEATURE_TDC FEATURE_THERMAL FEATURE_SOC_PCC FEATURE_CCD_PCC FEATURE_CCD_EDC FEATURE_PROCHOT FEATURE_DVO_CCLK FEATURE_FDD_AID_HBM FEATURE_FDD_AID_SOC FEATURE_FDD_XCD_EDC FEATURE_FDD_XCD_XVMIN FEATURE_FW_CTF FEATURE_GFXOFF FEATURE_SMU_CG FEATURE_PSI7 FEATURE_CSTATE_BOOST FEATURE_XGMI_PER_LINK_PWR_DOWN FEATURE_CXL_QOS FEATURE_SOC_DC_RTC FEATURE_GFX_DC_RTC FEATURE_DVM_MIN_PSM FEATURE_PRC NUM_FEATURES AccumulationCounter MaxSocketTemperature MaxVrTemperature MaxHbmTemperature MaxSocketTemperatureAcc MaxVrTemperatureAcc MaxHbmTemperatureAcc SocketPowerLimit MaxSocketPowerLimit SocketPower Timestamp SocketEnergyAcc CcdEnergyAcc XcdEnergyAcc AidEnergyAcc HbmEnergyAcc CclkFrequencyLimit GfxclkFrequencyLimit FclkFrequency UclkFrequency LclkFrequency GfxclkFrequencyAcc CclkFrequencyAcc MaxCclkFrequency MinCclkFrequency MaxGfxclkFrequency MinGfxclkFrequency FclkFrequencyTable UclkFrequencyTable SocclkFrequencyTable VclkFrequencyTable DclkFrequencyTable LclkFrequencyTable MaxLclkDpmRange MinLclkDpmRange XgmiWidth XgmiBitrate XgmiReadBandwidthAcc XgmiWriteBandwidthAcc SocketC0Residency SocketGfxBusy DramBandwidthUtilization SocketC0ResidencyAcc SocketGfxBusyAcc DramBandwidthAcc MaxDramBandwidth DramBandwidthUtilizationAcc PcieBandwidthAcc ProchotResidencyAcc PptResidencyAcc SocketThmResidencyAcc VrThmResidencyAcc HbmThmResidencyAcc GfxLockXCDMak PublicSerialNumber_AID PublicSerialNumber_XCD PublicSerialNumber_CCD XgmiReadDataSizeAcc XgmiWriteDataSizeAcc PcieBandwidth PCIeL0ToRecoveryCountAcc PCIenReplayAAcc PCIenReplayARolloverCountAcc PCIeNAKSentCountAcc PCIeNAKReceivedCountAcc VcnBusy JpegBusy PCIeLinkSpeed PCIeLinkWidth GfxBusy PCIeOtherEndRecoveryAcc GfxclkBelowHostLimitPptAcc GfxclkBelowHostLimitThmAcc GfxclkBelowHostLimitTotalAcc GfxclkLowUtilizationAcc MetricsTableV0_t MetricsTableV1_t GfxclkBelowHostLimitAcc MetricsTableV2_t UNSUPPORTED_1 I2C_SPEED_STANDARD_100K UNSUPPORTED_2 UNSUPPORTED_3 CODE_DAGB0 CODE_EA0 CODE_UTCL2_ROUTER CODE_VML2 CODE_VML2_WALKER CODE_MMCANE CODE_VIDD CODE_VIDV CODE_JPEG0S CODE_JPEG0D CODE_JPEG1S CODE_JPEG1D CODE_JPEG2S CODE_JPEG2D CODE_JPEG3S CODE_JPEG3D CODE_JPEG4S CODE_JPEG4D CODE_JPEG5S CODE_JPEG5D CODE_JPEG6S CODE_JPEG6D CODE_JPEG7S CODE_JPEG7D CODE_MMSCHD CODE_SDMA0 CODE_SDMA1 CODE_SDMA2 CODE_SDMA3 CODE_HDP CODE_ATHUB CODE_IH CODE_XHUB_POISON CODE_SMN_SLVERR CODE_WDT CODE_UNKNOWN CODE_COUNT smu_13_0_power_state SMU_13_0_POWER_STATE__D0 SMU_13_0_POWER_STATE__D1 SMU_13_0_POWER_STATE__D3 SMU_13_0_POWER_STATE__D4 SMU_13_0_POWER_STATE__D5 smu_13_0_power_context METRICS_VERSION_V0 METRICS_VERSION_V1 METRICS_VERSION_V2 NUM_METRICS Init smu_v13_0_6_caps SMU_13_0_6_CAPS_DPM SMU_13_0_6_CAPS_DPM_POLICY SMU_13_0_6_CAPS_OTHER_END_METRICS SMU_13_0_6_CAPS_SET_UCLK_MAX SMU_13_0_6_CAPS_PCIE_METRICS SMU_13_0_6_CAPS_MCA_DEBUG_MODE SMU_13_0_6_CAPS_PER_INST_METRICS SMU_13_0_6_CAPS_CTF_LIMIT SMU_13_0_6_CAPS_RMA_MSG SMU_13_0_6_CAPS_ACA_SYND SMU_13_0_6_CAPS_SDMA_RESET SMU_13_0_6_CAPS_STATIC_METRICS SMU_13_0_6_CAPS_ALL mca_bank_ipid mca_ras_info blkid err_code_array err_code_count get_err_count bank_is_valid smu_v13_0_6_dpm_map dpm_table mca_ras table_data curr_clk clk_name bypass_cache FEATURE_PSM_SQ_THROTTLER FEATURE_PIT FEATURE_DVO FEATURE_XVMINORPSM_CLKSTOP_DS MetricsTable_t ModelNumber Name Serial ManufacturerName FruId FRUProductInfo_t ProductInfo StaticMetricsTable_t static_metrics smu_14_0_dpm_clk_level smu_14_0_dpm_table smu_14_0_pcie_table smu_14_0_dpm_tables smu_14_0_dpm_context gpu_metrics_v3_0 temperature_skin average_vcn_activity average_ipu_activity average_core_c0_activity average_dram_reads average_dram_writes average_ipu_reads average_ipu_writes average_ipu_power average_apu_power average_dgpu_power average_all_core_power average_sys_power stapm_power_limit current_stapm_power_limit average_vpeclk_frequency average_ipuclk_frequency average_mpipu_frequency current_core_maxfreq current_gfx_maxfreq throttle_residency_prochot throttle_residency_spl throttle_residency_fppt throttle_residency_sppt throttle_residency_thm_core throttle_residency_thm_gfx throttle_residency_thm_soc time_filter_alphavalue UClk MemPstateTable_t FclkClocks_Freq FclkClocks_Voltage MemPstateTable VpeClkLevelsEnabled NumMemPstatesEnabled NumFclkLevelsEnabled VClocks0 VClocks1 DClocks0 DClocks1 Vcn0ClkLevelsEnabled Vcn1ClkLevelsEnabled DpmClocks_t_v14_0_1 VcnActivity VpeclkFrequency IpuclkFrequency IpuBusy DRAMReads DRAMWrites CoreC0Residency IpuPower GfxPower AllCorePower MpipuclkFrequency IpuReads IpuWrites ThrottleResidency_PROCHOT ThrottleResidency_SPL ThrottleResidency_FPPT ThrottleResidency_SPPT ThrottleResidency_THM_CORE ThrottleResidency_THM_GFX ThrottleResidency_THM_SOC Psys smu_mall_pg_config SMU_MALL_PG_CONFIG_PMFW_CONTROL SMU_MALL_PG_CONFIG_DRIVER_CONTROL_ALWAYS_ON SMU_MALL_PG_CONFIG_DRIVER_CONTROL_ALWAYS_OFF TEMP_HOTSPOT_GFX TEMP_HOTSPOT_SOC SVI_PLANE_VDD_GFX SVI_PLANE_VDD_SOC SVI_PLANE_VDDCI_MEM VddGfxVmax VddSocVmax IdlePwrSavingFeaturesCtrl RuntimePwrSavingFeaturesCtrl GfxclkFoffset FclkFmin FclkFmax AdvancedOdModeEnabled GfxVoltageFullCtrlMode SocVoltageFullCtrlMode GfxclkFullCtrlMode UclkFullCtrlMode FclkFullCtrlMode GfxEdc GfxPccLimitControl GfxclkFmaxVmax GfxclkFmaxVmaxTemperature InitImuClk InitDispClk InitDppClk InitDbguSocClk InitDbguBacoClk InitBaco400clk InitBaco500clk InitDclk0 InitVclk0 InitUclkLevel InitVcoFreqPll7 InitVcoFreqPll8 InitVddIoMem InitVddCiMem MaxReportedClock Spare8 PFE_Settings_t SocketPowerLimitSpare Gfx_Vmin_droop Soc_Vmin_droop FreqTableShadowUclk GfxclkAibFmax GfxDpmPadding DfllMstrOscConfigA DfllSlvOscConfigA GfxDfllSpare DvoPsmDownThresholdVoltage DvoPsmUpThresholdVoltage DvoFmaxLowScaler DcsPfGfxFopt DcsPfUclkFopt UclkDpmShadowPstates FreqTableShadowUclkDiv DalDcModeMaxUclkFreq PaddingsMem DroopGBStDev SocHwRtAvfsFuses GfxL2HwRtAvfsFuses PsmDidt_Vcross PsmDidt_StaticDroop_A PsmDidt_StaticDroop_B PsmDidt_DynDroop_A PsmDidt_DynDroop_B spare_HwRtAvfsFuses SocCommonRtAvfs GfxCommonRtAvfs SocFwRtAvfsFuses GfxL2FwRtAvfsFuses spare_FwRtAvfsFuses Soc_Droop_PWL_F Soc_Droop_PWL_a Soc_Droop_PWL_b Soc_Droop_PWL_c Gfx_Droop_PWL_F Gfx_Droop_PWL_a Gfx_Droop_PWL_b Gfx_Droop_PWL_c Gfx_Static_PWL_Offset Soc_Static_PWL_Offset PaddingV2F SSCurve_GFX SSCurve_SOC OverDriveLimitsBasicMin OverDriveLimitsAdvancedMin TotalBoardPowerRoc AptUclkGfxclkLookup AptUclkGfxclkLookupHyst AptPadding GfxXvminDidtDroopThresh GfxXvminDidtResetDDWait GfxXvminDidtClkStopWait GfxXvminDidtFcsStepCtrl GfxXvminDidtFcsWaitCtrl PsmModeEnabled P2v_a P2v_b P2v_c T2p_a T2p_b T2p_c P2vTemp PsmDidtStaticSettings PsmDidtDynamicSettings PsmDidtAvgDiv PsmDidtForceStall PsmDidtReleaseTimer PsmDidtStallPattern CacEdcCacLeakageC0 CacEdcCacLeakageC1 CacEdcCacLeakageC2 CacEdcCacLeakageC3 CacEdcCacLeakageC4 CacEdcCacLeakageC5 CacEdcGfxClkScalar CacEdcGfxClkIntercept CacEdcCac_m CacEdcCac_b CacEdcCurrLimitGuardband CacEdcDynToTotalCacRatio XVmin_Gfx_EdcThreshScalar XVmin_Gfx_EdcEnableFreq XVmin_Gfx_EdcPccAsStepCtrl XVmin_Gfx_EdcPccAsWaitCtrl XVmin_Gfx_EdcThreshold XVmin_Gfx_EdcFiltHysWaitCtrl XVmin_Soc_EdcThreshScalar XVmin_Soc_EdcEnableFreq XVmin_Soc_EdcThreshold XVmin_Soc_EdcStepUpTime XVmin_Soc_EdcStepDownTime XVmin_Soc_EdcInitPccStep PaddingSocEdc GfxXvminFuseOverride SocXvminFuseOverride PaddingXvminFuseOverride GfxXvminFddTempLow GfxXvminFddTempHigh SocXvminFddTempLow SocXvminFddTempHigh GfxXvminFddVolt0 GfxXvminFddVolt1 GfxXvminFddVolt2 SocXvminFddVolt0 SocXvminFddVolt1 SocXvminFddVolt2 GfxXvminDsFddDsm GfxXvminEdcFddDsm SocXvminEdcFddDsm SlewRateConditions LoadLineAdjust VoutOffset VidMax VidMin TenBitTelEn SixteenBitTelEn OcpThresh OcpWarnThresh OcpSettings VrhotThresh OtpThresh UvpOvpDeltaRef PhaseShed SettingOverrideMask Svi3RegulatorSettings_t Svi3SvcSpeed Svi3RegSettings PaddingLed Paddign1 LoadlineGfx LoadlineSoc GfxEdcLimit SocEdcLimit RestBoardPower ConnectorsImpedance EpcsSens0 EpcsSens1 PaddingEpcs FanPadding2 FanSpare2 ODFeatureCtrlMask CustomSkuSpare16b CustomSkuSpare32b CustomSkuTable_t PFE_Settings CustomSkuTable AveragePCIeBusy MovingAverageGfxclkFrequencyTarget MovingAverageGfxclkFrequencyPreDs MovingAverageGfxclkFrequencyPostDs MovingAverageFclkFrequencyPreDs MovingAverageFclkFrequencyPostDs MovingAverageMemclkFrequencyPreDs MovingAverageMemclkFrequencyPostDs MovingAverageVclk0Frequency MovingAverageDclk0Frequency MovingAverageGfxActivity MovingAverageUclkActivity MovingAverageVcn0ActivityPercentage MovingAveragePCIeBusy MovingAverageUclkActivity_MAX MovingAverageSocketPower MovingAveragePadding AverageVcn0ActivityPercentage SMU_14_0_2_OD_SW_FEATURE_CAP SMU_14_0_2_ODCAP_AUTO_FAN_ACOUSTIC_LIMIT SMU_14_0_2_ODCAP_POWER_MODE SMU_14_0_2_ODCAP_AUTO_UV_ENGINE SMU_14_0_2_ODCAP_AUTO_OC_ENGINE SMU_14_0_2_ODCAP_AUTO_OC_MEMORY SMU_14_0_2_ODCAP_MEMORY_TIMING_TUNE SMU_14_0_2_ODCAP_MANUAL_AC_TIMING SMU_14_0_2_ODCAP_AUTO_VF_CURVE_OPTIMIZER SMU_14_0_2_ODCAP_AUTO_SOC_UV SMU_14_0_2_ODCAP_COUNT SMU_14_0_2_PWRMODE_SETTING SMU_14_0_2_PMSETTING_POWER_LIMIT_QUIET SMU_14_0_2_PMSETTING_POWER_LIMIT_BALANCE SMU_14_0_2_PMSETTING_POWER_LIMIT_TURBO SMU_14_0_2_PMSETTING_POWER_LIMIT_RAGE SMU_14_0_2_PMSETTING_ACOUSTIC_TEMP_QUIET SMU_14_0_2_PMSETTING_ACOUSTIC_TEMP_BALANCE SMU_14_0_2_PMSETTING_ACOUSTIC_TEMP_TURBO SMU_14_0_2_PMSETTING_ACOUSTIC_TEMP_RAGE SMU_14_0_2_PMSETTING_ACOUSTIC_TARGET_RPM_QUIET SMU_14_0_2_PMSETTING_ACOUSTIC_TARGET_RPM_BALANCE SMU_14_0_2_PMSETTING_ACOUSTIC_TARGET_RPM_TURBO SMU_14_0_2_PMSETTING_ACOUSTIC_TARGET_RPM_RAGE SMU_14_0_2_PMSETTING_ACOUSTIC_LIMIT_RPM_QUIET SMU_14_0_2_PMSETTING_ACOUSTIC_LIMIT_RPM_BALANCE SMU_14_0_2_PMSETTING_ACOUSTIC_LIMIT_RPM_TURBO SMU_14_0_2_PMSETTING_ACOUSTIC_LIMIT_RPM_RAGE SMU_14_0_2_PMSETTING_COUNT SMU_14_0_2_overdrive_table_id SMU_14_0_2_OVERDRIVE_TABLE_BASIC SMU_14_0_2_OVERDRIVE_TABLE_ADVANCED SMU_14_0_2_OVERDRIVE_TABLE_COUNT smu_14_0_2_overdrive_table smu_14_0_2_powerplay_table pptable_source pmfw_pptable_start_offset pmfw_pptable_size pmfw_sku_table_start_offset pmfw_sku_table_size pmfw_board_table_start_offset pmfw_board_table_size pmfw_custom_sku_table_start_offset pmfw_custom_sku_table_size SMU_14_0_2_CUSTOM_OD_SW_FEATURE_CAP SMU_14_0_2_CUSTOM_ODCAP_POWER_MODE SMU_14_0_2_CUSTOM_ODCAP_COUNT SMU_14_0_2_CUSTOM_OD_FEATURE_SETTING_ID SMU_14_0_2_CUSTOM_ODSETTING_POWER_MODE SMU_14_0_2_CUSTOM_ODSETTING_COUNT wbrf_ranges_in_out num_of_ranges band_list wbrf_notifier_actions WBRF_CHANGED smu_memory_pool_size SMU_MEMORY_POOL_SIZE_ZERO SMU_MEMORY_POOL_SIZE_256_MB SMU_MEMORY_POOL_SIZE_512_MB SMU_MEMORY_POOL_SIZE_1_GB SMU_MEMORY_POOL_SIZE_2_GB smu_fw_status SMU_FW_INIT SMU_FW_RUNTIME SMU_FW_HANG sysbuf pm_metrics clock_values_in_khz param_size size_arg pp_limit_level task_id skip_display_settings state_info backend_workload_mask drv2smu smu_version dep_status throttler_map read_arg msg_index reg_c2pmsg_90 phm_fan_speed_info min_percent max_percent min_rpm max_rpm supports_percent_read supports_percent_write supports_rpm_read supports_rpm_write phm_platform_caps PHM_PlatformCaps_AtomBiosPpV1 PHM_PlatformCaps_PowerPlaySupport PHM_PlatformCaps_ACOverdriveSupport PHM_PlatformCaps_BacklightSupport PHM_PlatformCaps_ThermalController PHM_PlatformCaps_BiosPowerSourceControl PHM_PlatformCaps_DisableVoltageTransition PHM_PlatformCaps_DisableEngineTransition PHM_PlatformCaps_DisableMemoryTransition PHM_PlatformCaps_DynamicPowerManagement PHM_PlatformCaps_EnableASPML0s PHM_PlatformCaps_EnableASPML1 PHM_PlatformCaps_OD5inACSupport PHM_PlatformCaps_OD5inDCSupport PHM_PlatformCaps_SoftStateOD5 PHM_PlatformCaps_NoOD5Support PHM_PlatformCaps_ContinuousHardwarePerformanceRange PHM_PlatformCaps_ActivityReporting PHM_PlatformCaps_EnableBackbias PHM_PlatformCaps_OverdriveDisabledByPowerBudget PHM_PlatformCaps_ShowPowerBudgetWarning PHM_PlatformCaps_PowerBudgetWaiverAvailable PHM_PlatformCaps_GFXClockGatingSupport PHM_PlatformCaps_MMClockGatingSupport PHM_PlatformCaps_AutomaticDCTransition PHM_PlatformCaps_GeminiPrimary PHM_PlatformCaps_MemorySpreadSpectrumSupport PHM_PlatformCaps_EngineSpreadSpectrumSupport PHM_PlatformCaps_StepVddc PHM_PlatformCaps_DynamicPCIEGen2Support PHM_PlatformCaps_SMC PHM_PlatformCaps_FaultyInternalThermalReading PHM_PlatformCaps_EnableVoltageControl PHM_PlatformCaps_EnableSideportControl PHM_PlatformCaps_VideoPlaybackEEUNotification PHM_PlatformCaps_TurnOffPll_ASPML1 PHM_PlatformCaps_EnableHTLinkControl PHM_PlatformCaps_PerformanceStateOnly PHM_PlatformCaps_ExclusiveModeAlwaysHigh PHM_PlatformCaps_DisableMGClockGating PHM_PlatformCaps_DisableMGCGTSSM PHM_PlatformCaps_UVDAlwaysHigh PHM_PlatformCaps_DisablePowerGating PHM_PlatformCaps_CustomThermalPolicy PHM_PlatformCaps_StayInBootState PHM_PlatformCaps_SMCAllowSeparateSWThermalState PHM_PlatformCaps_MultiUVDStateSupport PHM_PlatformCaps_EnableSCLKDeepSleepForUVD PHM_PlatformCaps_EnableMCUHTLinkControl PHM_PlatformCaps_ABM PHM_PlatformCaps_KongThermalPolicy PHM_PlatformCaps_SwitchVDDNB PHM_PlatformCaps_ULPS PHM_PlatformCaps_NativeULPS PHM_PlatformCaps_EnableMVDDControl PHM_PlatformCaps_ControlVDDCI PHM_PlatformCaps_DisableDCODT PHM_PlatformCaps_DynamicACTiming PHM_PlatformCaps_EnableThermalIntByGPIO PHM_PlatformCaps_BootStateOnAlert PHM_PlatformCaps_DontWaitForVBlankOnAlert PHM_PlatformCaps_Force3DClockSupport PHM_PlatformCaps_MicrocodeFanControl PHM_PlatformCaps_AdjustUVDPriorityForSP PHM_PlatformCaps_DisableLightSleep PHM_PlatformCaps_DisableMCLS PHM_PlatformCaps_RegulatorHot PHM_PlatformCaps_BACO PHM_PlatformCaps_DisableDPM PHM_PlatformCaps_DynamicM3Arbiter PHM_PlatformCaps_SclkDeepSleep PHM_PlatformCaps_DynamicPatchPowerState PHM_PlatformCaps_ThermalAutoThrottling PHM_PlatformCaps_SumoThermalPolicy PHM_PlatformCaps_PCIEPerformanceRequest PHM_PlatformCaps_BLControlledByGPU PHM_PlatformCaps_PowerContainment PHM_PlatformCaps_SQRamping PHM_PlatformCaps_CAC PHM_PlatformCaps_NIChipsets PHM_PlatformCaps_TrinityChipsets PHM_PlatformCaps_EvergreenChipsets PHM_PlatformCaps_PowerControl PHM_PlatformCaps_DisableLSClockGating PHM_PlatformCaps_BoostState PHM_PlatformCaps_UserMaxClockForMultiDisplays PHM_PlatformCaps_RegWriteDelay PHM_PlatformCaps_NonABMSupportInPPLib PHM_PlatformCaps_GFXDynamicMGPowerGating PHM_PlatformCaps_DisableSMUUVDHandshake PHM_PlatformCaps_DTE PHM_PlatformCaps_W5100Specifc_SmuSkipMsgDTE PHM_PlatformCaps_UVDPowerGating PHM_PlatformCaps_UVDDynamicPowerGating PHM_PlatformCaps_VCEPowerGating PHM_PlatformCaps_SamuPowerGating PHM_PlatformCaps_UVDDPM PHM_PlatformCaps_VCEDPM PHM_PlatformCaps_SamuDPM PHM_PlatformCaps_AcpDPM PHM_PlatformCaps_SclkDeepSleepAboveLow PHM_PlatformCaps_DynamicUVDState PHM_PlatformCaps_WantSAMClkWithDummyBackEnd PHM_PlatformCaps_WantUVDClkWithDummyBackEnd PHM_PlatformCaps_WantVCEClkWithDummyBackEnd PHM_PlatformCaps_WantACPClkWithDummyBackEnd PHM_PlatformCaps_OD6inACSupport PHM_PlatformCaps_OD6inDCSupport PHM_PlatformCaps_EnablePlatformPowerManagement PHM_PlatformCaps_SurpriseRemoval PHM_PlatformCaps_NewCACVoltage PHM_PlatformCaps_DiDtSupport PHM_PlatformCaps_DBRamping PHM_PlatformCaps_TDRamping PHM_PlatformCaps_TCPRamping PHM_PlatformCaps_DBRRamping PHM_PlatformCaps_DiDtEDCEnable PHM_PlatformCaps_GCEDC PHM_PlatformCaps_PSM PHM_PlatformCaps_EnableSMU7ThermalManagement PHM_PlatformCaps_FPS PHM_PlatformCaps_ACP PHM_PlatformCaps_SclkThrottleLowNotification PHM_PlatformCaps_XDMAEnabled PHM_PlatformCaps_UseDummyBackEnd PHM_PlatformCaps_EnableDFSBypass PHM_PlatformCaps_VddNBDirectRequest PHM_PlatformCaps_PauseMMSessions PHM_PlatformCaps_UnTabledHardwareInterface PHM_PlatformCaps_SMU7 PHM_PlatformCaps_RevertGPIO5Polarity PHM_PlatformCaps_Thermal2GPIO17 PHM_PlatformCaps_ThermalOutGPIO PHM_PlatformCaps_DisableMclkSwitchingForFrameLock PHM_PlatformCaps_ForceMclkHigh PHM_PlatformCaps_VRHotGPIOConfigurable PHM_PlatformCaps_TempInversion PHM_PlatformCaps_IOIC3 PHM_PlatformCaps_ConnectedStandby PHM_PlatformCaps_EVV PHM_PlatformCaps_EnableLongIdleBACOSupport PHM_PlatformCaps_CombinePCCWithThermalSignal PHM_PlatformCaps_DisableUsingActualTemperatureForPowerCalc PHM_PlatformCaps_StablePState PHM_PlatformCaps_OD6PlusinACSupport PHM_PlatformCaps_OD6PlusinDCSupport PHM_PlatformCaps_ODThermalLimitUnlock PHM_PlatformCaps_ReducePowerLimit PHM_PlatformCaps_ODFuzzyFanControlSupport PHM_PlatformCaps_GeminiRegulatorFanControlSupport PHM_PlatformCaps_ControlVDDGFX PHM_PlatformCaps_BBBSupported PHM_PlatformCaps_DisableVoltageIsland PHM_PlatformCaps_FanSpeedInTableIsRPM PHM_PlatformCaps_GFXClockGatingManagedInCAIL PHM_PlatformCaps_IcelandULPSSWWorkAround PHM_PlatformCaps_FPSEnhancement PHM_PlatformCaps_LoadPostProductionFirmware PHM_PlatformCaps_VpuRecoveryInProgress PHM_PlatformCaps_Falcon_QuickTransition PHM_PlatformCaps_AVFS PHM_PlatformCaps_ClockStretcher PHM_PlatformCaps_TablelessHardwareInterface PHM_PlatformCaps_EnableDriverEVV PHM_PlatformCaps_SPLLShutdownSupport PHM_PlatformCaps_VirtualBatteryState PHM_PlatformCaps_IgnoreForceHighClockRequestsInAPUs PHM_PlatformCaps_DisableMclkSwitchForVR PHM_PlatformCaps_SMU8 PHM_PlatformCaps_VRHotPolarityHigh PHM_PlatformCaps_IPS_UlpsExclusive PHM_PlatformCaps_SMCtoPPLIBAcdcGpioScheme PHM_PlatformCaps_GeminiAsymmetricPower PHM_PlatformCaps_OCLPowerOptimization PHM_PlatformCaps_MaxPCIEBandWidth PHM_PlatformCaps_PerfPerWattOptimizationSupport PHM_PlatformCaps_UVDClientMCTuning PHM_PlatformCaps_ODNinACSupport PHM_PlatformCaps_ODNinDCSupport PHM_PlatformCaps_OD8inACSupport PHM_PlatformCaps_OD8inDCSupport PHM_PlatformCaps_UMDPState PHM_PlatformCaps_AutoWattmanSupport PHM_PlatformCaps_AutoWattmanEnable_CCCState PHM_PlatformCaps_FreeSyncActive PHM_PlatformCaps_EnableShadowPstate PHM_PlatformCaps_customThermalManagement PHM_PlatformCaps_staticFanControl PHM_PlatformCaps_Virtual_System PHM_PlatformCaps_LowestUclkReservedForUlv PHM_PlatformCaps_EnableBoostState PHM_PlatformCaps_AVFSSupport PHM_PlatformCaps_ThermalPolicyDelay PHM_PlatformCaps_CustomFanControlSupport PHM_PlatformCaps_BAMACO PHM_PlatformCaps_Max PHM_PerformanceLevelDesignation PHM_PerformanceLevelDesignation_Activity PHM_PerformanceLevelDesignation_PowerContainment PHM_PerformanceLevel coreClock nonLocalMemoryFreq nonLocalMemoryWidth PP_Clocks engineClock memoryClock BusBandwidth engineClockInSR dcefClock dcefClockInSR pp_clock_info min_mem_clk min_eng_clk max_eng_clk phm_platform_descriptor platformCaps vbiosInterruptId overdriveLimit clockStep hardwareActivityPerformanceLevels minimumClocksReductionPercentage minOverdriveVDDC maxOverdriveVDDC overdriveVDDCStep hardwarePerformanceLevels powerBudget TDPLimit nearTDPLimit nearTDPLimitAdjusted SQRampingThreshold CACLeakage TDPODLimit TDPAdjustment TDPAdjustmentPolarity LoadLineSlope VidMinLimit VidMaxLimit VidStep VidAdjustment VidAdjustmentPolarity pp_hw_power_state PP_StateLinkedList pp_power_state orderedList allStatesList temperatures PP_StateUILabel PP_StateUILabel_None PP_StateUILabel_Battery PP_StateUILabel_MiddleLow PP_StateUILabel_Balanced PP_StateUILabel_MiddleHigh PP_StateUILabel_Performance PP_StateUILabel_BACO PP_StateClassificationFlag PP_StateClassificationFlag_Boot PP_StateClassificationFlag_Thermal PP_StateClassificationFlag_LimitedPowerSource PP_StateClassificationFlag_Rest PP_StateClassificationFlag_Forced PP_StateClassificationFlag_User3DPerformance PP_StateClassificationFlag_User2DPerformance PP_StateClassificationFlag_3DPerformance PP_StateClassificationFlag_ACOverdriveTemplate PP_StateClassificationFlag_Uvd PP_StateClassificationFlag_3DPerformanceLow PP_StateClassificationFlag_ACPI PP_StateClassificationFlag_HD2 PP_StateClassificationFlag_UvdHD PP_StateClassificationFlag_UvdSD PP_StateClassificationFlag_UserDCPerformance PP_StateClassificationFlag_DCOverdriveTemplate PP_StateClassificationFlag_BACO PP_StateClassificationFlag_LimitedPowerSource_2 PP_StateClassificationFlag_ULV PP_StateClassificationFlag_UvdMVC PP_StateClassificationBlock PP_StatePcieBlock PP_RefreshrateSource PP_RefreshrateSource_EDID PP_RefreshrateSource_Explicit PP_StateDisplayBlock disableFrameModulation limitRefreshrate refreshrateSource explicitRefreshrate edidRefreshrateIndex enableVariBright PP_StateMemroyBlock dllOff PP_StateSoftwareAlgorithmBlock disableLoadBalancing enableSleepForTimestamps PP_TemperatureRange PP_StateValidationBlock singleDisplayOnly disallowOnDC supportedPowerLevels PP_UVD_CLOCKS VCLK DCLK BACO_STATE BACO_STATE_OUT BACO_STATE_IN phm_clock_array phm_clock_voltage_dependency_record phm_clock_voltage_dependency_table phm_phase_shedding_limits_record Sclk Mclk phm_uvd_clock_voltage_dependency_record phm_uvd_clock_voltage_dependency_table phm_acp_clock_voltage_dependency_record acpclk phm_acp_clock_voltage_dependency_table phm_vce_clock_voltage_dependency_record phm_phase_shedding_limits_table phm_vce_clock_voltage_dependency_table SMU_ASIC_RESET_MODE SMU_ASIC_RESET_MODE_0 SMU_ASIC_RESET_MODE_1 SMU_ASIC_RESET_MODE_2 pp_smumgr_func smu_init smu_fini start_smu check_fw_load_finish request_smu_load_fw request_smu_load_specific_fw get_argument send_msg_to_smc send_msg_to_smc_with_parameter download_pptable_settings upload_pptable_settings update_smc_table process_firmware_header update_sclk_threshold thermal_setup_fan_table thermal_avfs_enable init_smc_table populate_all_graphic_levels populate_all_memory_levels initialize_mc_reg_table get_offsetof get_mac_definition is_hw_avfs_present update_dpm_settings smc_table_manager stop_smc pp_hwmgr not_vf pm_en pp_one_vf msg_lock pp_table_version smumgr soft_pp_table soft_pp_table_size hardcode_pp_table need_pp_table_upload num_vce_state_tables request_dpm_level pptable platform_descriptor backend smu_backend smumgr_funcs dal_power_level hwmgr_func pptable_func thermal_controller fan_ctrl_is_in_default_mode fan_ctrl_default_mode fan_ctrl_enabled tmin microcode_version_info request_ps avfs_supported en_umd_pstate default_power_profile_mode workload_prority workload_setting gfxoff_state_changed_by_workload pstate_sclk_peak pstate_mclk_peak pp_hwmgr_func backend_init backend_fini asic_setup get_power_state_size apply_state_adjust_rules force_dpm_level dynamic_state_management_enable dynamic_state_management_disable patch_boot_state get_pp_table_entry get_num_of_pp_table_entries powergate_vce powergate_uvd powergate_acp power_state_set notify_smc_display_config_after_ps_adjustment disable_clock_power_gating update_clock_gatings set_max_fan_rpm_output set_max_fan_pwm_output stop_thermal_controller get_fan_speed_info reset_fan_speed_to_default uninitialize_thermal_controller register_irq_handlers check_smc_update_required_for_display_configuration check_states_equal set_cpu_power_state store_cc6_data get_dal_power_level get_current_shallow_sleep_clocks get_max_high_clocks power_off_asic powergate_gfx avfs_control disable_smc_firmware_ctf start_thermal_controller notify_cac_buffer_info powergate_mmhub smus_notify_pwe set_hard_min_gfxclk_by_freq set_soft_max_gfxclk_by_freq asic_reset disable_power_features_for_compute_performance gfx_state_change pp_table_func pptable_init pptable_fini pptable_get_number_of_vce_state_table_entries pptable_get_vce_state_table_entry Vddc Leakage Vddc1 Vddc2 Vddc3 phm_cac_leakage_record phm_cac_leakage_table phm_samu_clock_voltage_dependency_record samclk phm_samu_clock_voltage_dependency_table phm_cac_tdp_table usTDP usConfigurableTDP usTDC usBatteryPowerLimit usSmallPowerLimit usLowCACLeakage usHighCACLeakage usMaximumPowerDeliveryLimit usEDCLimit usOperatingTempMinLimit usOperatingTempMaxLimit usOperatingTempStep usOperatingTempHyst usDefaultTargetOperatingTemp usTargetOperatingTemp usPowerTuneDataSetID usSoftwareShutdownTemp usClockStretchAmount usTemperatureLimitHotspot usTemperatureLimitLiquid1 usTemperatureLimitLiquid2 usTemperatureLimitVrVddc usTemperatureLimitVrMvdd usTemperatureLimitPlx ucLiquid1_I2C_address ucLiquid2_I2C_address ucLiquid_I2C_Line ucVr_I2C_address ucVr_I2C_Line ucPlx_I2C_address ucPlx_I2C_Line usBoostPowerLimit ucCKS_LDO_REFSEL ucHotSpotOnly phm_ppm_table phm_clock_and_voltage_limits vddgfx vddmem phm_dynamic_state_info vddc_dep_on_dal_pwrl vddc_phase_shed_limits_table ppm_parameter_table cac_dtp_table vdd_gfx_dependency_on_sclk pp_fan_info bNoFan ucTachometerPulsesPerRevolution ulMinRPM ulMaxRPM pp_advance_fan_control_parameters usTMin usTMed usTHigh usPWMMin usPWMMed usPWMHigh ucTHyst ulCycleDelay usTMax ucFanControlMode usFanPWMMinLimit usFanPWMMaxLimit usFanPWMStep usDefaultMaxFanPWM usFanOutputSensitivity usDefaultFanOutputSensitivity usMaxFanPWM usFanRPMMinLimit usFanRPMMaxLimit usFanRPMStep usDefaultMaxFanRPM usMaxFanRPM usFanCurrentLow usFanCurrentHigh usFanRPMLow usFanRPMHigh ulMinFanSCLKAcousticLimit ucTargetTemperature ucMinimumPWMLimit usFanGainEdge usFanGainHotspot usFanGainLiquid usFanGainVrVddc usFanGainVrMvdd usFanGainPlx usFanGainHbm ucEnableZeroRPM ucFanStopTemperature ucFanStartTemperature ulMaxFanSCLKAcousticLimit ulTargetGfxClk usZeroRPMStartTemperature usZeroRPMStopTemperature usMGpuThrottlingRPMLimit pp_thermal_controller_info ucType ucI2cLine ucI2cAddress use_hw_fan_control fanInfo advanceFanControlParameters phm_microcode_version_info SMC DMCU MC NB pp_smumgr hwmgr profile_setting parameter SMU8_Fusion_ClkLevel GnbVid GfxVid DfsDid DeepSleepDid DfsBypass Frequency SMU8_Fusion_SclkBreakdownTable ClkLevel DpmOffLevel SclkValidMask MaxSclkIndex SMU8_Fusion_LclkBreakdownTable LclkValidMask MaxLclkIndex SMU8_Fusion_EclkBreakdownTable PwrOffLevel EclkValidMask MaxEclkIndex SMU8_Fusion_VclkBreakdownTable VclkValidMask MaxVclkIndex SMU8_Fusion_DclkBreakdownTable DclkValidMask MaxDclkIndex SMU8_Fusion_AclkBreakdownTable AclkValidMask MaxAclkIndex SMU8_Fusion_ClkTable SclkBreakdownTable LclkBreakdownTable EclkBreakdownTable VclkBreakdownTable DclkBreakdownTable AclkBreakdownTable smu8_scratch_entry SMU8_SCRATCH_ENTRY_UCODE_ID_SDMA0 SMU8_SCRATCH_ENTRY_UCODE_ID_SDMA1 SMU8_SCRATCH_ENTRY_UCODE_ID_CP_CE SMU8_SCRATCH_ENTRY_UCODE_ID_CP_PFP SMU8_SCRATCH_ENTRY_UCODE_ID_CP_ME SMU8_SCRATCH_ENTRY_UCODE_ID_CP_MEC_JT1 SMU8_SCRATCH_ENTRY_UCODE_ID_CP_MEC_JT2 SMU8_SCRATCH_ENTRY_UCODE_ID_GMCON_RENG SMU8_SCRATCH_ENTRY_UCODE_ID_RLC_G SMU8_SCRATCH_ENTRY_UCODE_ID_RLC_SCRATCH SMU8_SCRATCH_ENTRY_UCODE_ID_RLC_SRM_ARAM SMU8_SCRATCH_ENTRY_UCODE_ID_RLC_SRM_DRAM SMU8_SCRATCH_ENTRY_UCODE_ID_DMCU_ERAM SMU8_SCRATCH_ENTRY_UCODE_ID_DMCU_IRAM SMU8_SCRATCH_ENTRY_UCODE_ID_POWER_PROFILING SMU8_SCRATCH_ENTRY_DATA_ID_SDMA_HALT SMU8_SCRATCH_ENTRY_DATA_ID_SYS_CLOCKGATING SMU8_SCRATCH_ENTRY_DATA_ID_SDMA_RING_REGS SMU8_SCRATCH_ENTRY_DATA_ID_NONGFX_REINIT SMU8_SCRATCH_ENTRY_DATA_ID_SDMA_START SMU8_SCRATCH_ENTRY_DATA_ID_IH_REGISTERS SMU8_SCRATCH_ENTRY_SMU8_FUSION_CLKTABLE smu8_buffer_entry firmware_ID smu8_register_index_data_pair smu8_ih_meta_data register_index_value_pair smu8_smumgr driver_buffer_length scratch_buffer_length toc_entry_used_count toc_entry_initialize_index toc_entry_power_profiling_index toc_entry_aram toc_entry_ih_register_restore_task_index toc_entry_clock_table ih_register_restore_task_size smu_buffer_used_bytes toc_buffer smu_buffer firmware_buffer driver_buffer meta_data_buffer scratch_buffer data_64_t SMU_Task TOC JobList fw_enum firmware_enum phm_odn_performance_level phm_odn_clock_levels num_of_pl phm_ppt_v1_clock_voltage_dependency_record vddInd vddciInd mvddInd vdd_offset mvdd phases cks_enable cks_voffset sclk_offset phm_ppt_v1_clock_voltage_dependency_table phm_ppt_v1_mm_clock_voltage_dependency_record aclk samclock vddcInd vddgfx_offset phm_ppt_v1_mm_clock_voltage_dependency_table phm_ppt_v1_voltage_lookup_record us_calculated us_vdd us_cac_low us_cac_mid us_cac_high phm_ppt_v1_voltage_lookup_table phm_ppt_v1_pcie_record gen_speed lane_width usreserved pcie_sclk phm_ppt_v1_pcie_table phm_ppt_v1_gpio_table vrhot_triggered_sclk_dpm_index ul_fb_div_frac ul_fb_div un_used pp_atomctrl_tcipll_fb_divider ul_fb_divider pp_atomctrl_clock_dividers_vi pll_post_divider uc_pll_ref_div uc_pll_post_div uc_pll_cntl_flag cl_kf clk_frac pp_atomctrl_s_mpll_fb_divider pp_atomctrl_spread_spectrum_mode pp_atomctrl_spread_spectrum_mode_down pp_atomctrl_spread_spectrum_mode_center pp_atomctrl_memory_clock_param mpll_fb_divider mpll_post_divider bw_ctrl dll_speed yclk_sel qdr half_rate pp_atomctrl_internal_ss_info speed_spectrum_percentage speed_spectrum_rate speed_spectrum_mode pp_atomctrl_voltage_table_entry smio_low pp_atomctrl_voltage_table mask_low phase_delay pp_atomctrl_mc_reg_entry mclk_max mc_data pp_atomctrl_mc_register_address uc_pre_reg_data pp_atomctrl_mc_reg_table mc_reg_table_entry mc_reg_address pp_atomctrl_gpio_pin_assignment us_gpio_pin_aindex uc_gpio_pin_bit_shift _AtomCtrl_HiLoLeakageOffsetTable usHiLoLeakageThreshold usEdcDidtLoDpm7TableOffset usEdcDidtHiDpm7TableOffset AtomCtrl_HiLoLeakageOffsetTable _AtomCtrl_EDCLeakgeTable DIDT_REG AtomCtrl_EDCLeakgeTable phm_tdp_table usTemperatureLimitTedge usTemperatureLimitHBM ucLiquid_I2C_LineSDA ucVr_I2C_LineSDA ucPlx_I2C_LineSDA usBoostStartTemperature usBoostStopTemperature ulBoostClock phm_ppt_v1_information vdd_dep_on_sclk vdd_dep_on_mclk vdd_dep_on_socclk vdd_dep_on_dcefclk valid_socclk_values valid_dcefclk_values tdp_table mm_dep_table vddc_lookup_table vddgfx_lookup_table vddmem_lookup_table gpio_table us_ulv_voltage_offset us_ulv_smnclk_did us_ulv_mp1clk_did us_ulv_gfxclk_bypass us_gfxclk_slew_rate us_min_gfxclk_freq_limit SMU_TABLE SMU_UVD_TABLE SMU_VCE_TABLE SMU_BIF_TABLE SMU_TYPE SMU_SoftRegisters SMU_Discrete_DpmTable SMU_MEMBER HandshakeDisables VoltageChangeTimeout AverageGraphicsActivity AverageMemoryActivity PreVBlankGap VBlankTimeout UcodeLoadStatus UvdBootLevel VceBootLevel LowSclkInterruptThreshold DRAM_LOG_ADDR_H DRAM_LOG_ADDR_L DRAM_LOG_PHY_ADDR_H DRAM_LOG_PHY_ADDR_L DRAM_LOG_BUFF_SIZE SMU_MAC_DEFINITION SMU_MAX_LEVELS_GRAPHICS SMU_MAX_LEVELS_MEMORY SMU_MAX_LEVELS_LINK SMU_MAX_ENTRIES_SMIO SMU_MAX_LEVELS_VDDC SMU_MAX_LEVELS_VDDGFX SMU_MAX_LEVELS_VDDCI SMU_MAX_LEVELS_MVDD SMU_UVD_MCLK_HANDSHAKE_DISABLE SID_OPTION SID_OPTION_HI SID_OPTION_LO SID_OPTION_COUNT SMU72_PIDController Ki LFWindupUpperLim LFWindupLowerLim StatePrecision LfPrecision LfOffset MaxState MaxLfFraction StateShift SMU_VoltageLevel Vddci VddGfx Phases SMU_ClockStretcherDataTableEntry minVID maxVID SMU_ClockStretcherDataTable ClockStretcherDataTableEntry SMU_CKS_LOOKUPTableEntry minFreq maxFreq SMU_CKS_LOOKUPTable CKS_LOOKUPTableEntry SMIO_Pattern Smio SMIO_Table Pattern SMU72_Discrete_GraphicsLevel MinVoltage SclkFrequency pcieDpmLevel DeepSleepDivId ActivityLevel CgSpllFuncCntl3 CgSpllFuncCntl4 SpllSpreadSpectrum SpllSpreadSpectrum2 CcPwrDynRm CcPwrDynRm1 SclkDid DisplayWatermark EnabledForActivity EnabledForThrottle UpHyst DownHyst VoltageDownHyst PowerThrottle SMU72_Discrete_ACPILevel CgSpllFuncCntl CgSpllFuncCntl2 SMU72_Discrete_Ulv VddcOffset VddcOffsetVid VddcPhase SMU72_Discrete_MemoryLevel MinMvdd MclkFrequency EdcReadEnable EdcWriteEnable RttEnable StutterEnable StrobeEnable StrobeRatio MpllFuncCntl MpllFuncCntl_1 MpllFuncCntl_2 MpllAdFuncCntl MpllDqFuncCntl MclkPwrmgtCntl DllCntl MpllSs1 MpllSs2 SMU72_Discrete_LinkLevel SPC DownThreshold UpThreshold SMU72_Discrete_MCArbDramTimingTableEntry McArbDramTiming McArbDramTiming2 McArbBurstTime SMU72_Discrete_MCArbDramTimingTable SMU72_Discrete_UvdLevel VclkDivider DclkDivider SMU72_Discrete_ExtClkLevel Divider SMU72_Discrete_DpmTable GraphicsPIDController MemoryPIDController LinkPIDController SystemFlags VRConfig SmioMask1 SmioMask2 SmioTable1 SmioTable2 VddcLevelCount VddciLevelCount VddGfxLevelCount MvddLevelCount VddcTable VddGfxTable VddciTable BapmVddGfxVidHiSidd BapmVddGfxVidLoSidd BapmVddGfxVidHiSidd2 BapmVddcVidHiSidd BapmVddcVidLoSidd BapmVddcVidHiSidd2 GraphicsDpmLevelCount MemoryDpmLevelCount LinkLevelCount MasterDeepSleepControl UvdLevelCount VceLevelCount AcpLevelCount SamuLevelCount ThermOutGpio ThermOutPolarity ThermOutMode DPMFreezeAndForced GraphicsLevel MemoryACPILevel MemoryLevel LinkLevel ACPILevel UvdLevel VceLevel AcpLevel SamuLevel Ulv SclkStepSize AcpBootLevel SamuBootLevel GraphicsBootLevel GraphicsVoltageChangeEnable GraphicsThermThrottleEnable GraphicsInterval VoltageInterval ThermalInterval TemperatureLimitHigh TemperatureLimitLow MemoryBootLevel MemoryVoltageChangeEnable BootMVdd MemoryInterval MemoryThermThrottleEnable VoltageResponseTime PhaseResponseTime PCIeBootLinkLevel PCIeGenInterval DTEInterval DTEMode SVI2Enable VRHotGpio ThermGpio PPM_PkgPwrLimit PPM_TemperatureLimit DefaultTdp TargetTdp FpsHighThreshold FpsLowThreshold BAPMTI_R BAPMTI_RC DTEAmbientTempBase DTETjOffset GpuTjMax GpuTjHyst BootVoltage BAPM_TEMP_GRADIENT VddGfxReChkWait ClockStretcherAmount Sclk_CKS_masterEn0_7 Sclk_CKS_masterEn8_15 Sclk_voltageOffset ClockStretcherDataTable CKS_LOOKUPTable SMU72_Discrete_MCRegisterAddress s0 SMU72_Discrete_MCRegisterSet SMU72_Discrete_MCRegisters SMU72_Discrete_FanTable FdoMode TempMin TempMed TempMax Slope1 Slope2 FdoMin HystUp HystDown HystSlope TempRespLim TempCurr SlopeCurr PwmCurr RefreshPeriod FdoMax TempSrc FanControl_GL_Flag SMU72_Discrete_PmFuses SviLoadLineEn SviLoadLineVddC SviLoadLineTrimVddC SviLoadLineOffsetVddC TDC_VDDC_PkgLimit TDC_VDDC_ThrottleReleaseLimitPerc TDC_MAWt TdcWaterfallCtl LPMLTemperatureMin LPMLTemperatureMax LPMLTemperatureScaler Reserved6 GnbLPML GnbLPMLMaxVid GnbLPMLMinVid BapmVddCBaseLeakageHiSidd BapmVddCBaseLeakageLoSidd smu7_buffer_entry smu7_smumgr header_buffer soft_regs_start dpm_table_start mc_reg_table_start fan_table_start arb_table_start ulv_setting_starts security_hard_key acpi_optimization avfs_btc_param SMU_DRAMData_TOC structure_version tonga_pt_defaults svi_load_line_en svi_load_line_vddC tdc_vddc_throttle_release_limit_perc tdc_mawt tdc_waterfall_ctl dte_ambient_temp_base display_cac bapm_temp_gradient bapmti_r bapmti_rc tonga_mc_reg_entry tonga_mc_reg_table validflag tonga_smumgr smu7_data smc_state_table ulv_setting power_tune_table power_tune_defaults mc_regs mc_reg_table SMU_Entry image_addr_high image_addr_low meta_data_addr_high meta_data_addr_low data_size_byte num_register_entries smu7_thermal_temperature_setting temperature_low temperature_high temperature_shutdown smu7_dpm_level smu7_single_dpm_table smu7_dpm_table sclk_table mclk_table pcie_speed_table vddc_table vddci_table mvdd_table smu7_clock_registers vCG_SPLL_FUNC_CNTL vCG_SPLL_FUNC_CNTL_2 vCG_SPLL_FUNC_CNTL_3 vCG_SPLL_FUNC_CNTL_4 vCG_SPLL_SPREAD_SPECTRUM vCG_SPLL_SPREAD_SPECTRUM_2 vDLL_CNTL vMCLK_PWRMGT_CNTL vMPLL_AD_FUNC_CNTL vMPLL_DQ_FUNC_CNTL vMPLL_FUNC_CNTL vMPLL_FUNC_CNTL_1 vMPLL_FUNC_CNTL_2 vMPLL_SS1 vMPLL_SS2 smu7_leakage_voltage leakage_id actual_voltage smu7_vbios_boot_state mvdd_bootup_value vddc_bootup_value vddci_bootup_value vddgfx_bootup_value sclk_bootup_value mclk_bootup_value pcie_gen_bootup_value pcie_lane_bootup_value smu7_display_timing min_clock_in_sr num_existing_displays smu7_dpmlevel_enable_mask uvd_dpm_enable_mask vce_dpm_enable_mask acp_dpm_enable_mask samu_dpm_enable_mask sclk_dpm_enable_mask mclk_dpm_enable_mask pcie_dpm_enable_mask smu7_pcie_perf_range smu7_odn_clock_voltage_dependency_table smu7_odn_dpm_table odn_core_clock_dpm_levels odn_memory_clock_dpm_levels vdd_dependency_on_sclk vdd_dependency_on_mclk odn_mclk_min_limit min_vddc max_vddc profile_mode_setting bupdate_sclk sclk_up_hyst sclk_down_hyst sclk_activity bupdate_mclk mclk_up_hyst mclk_down_hyst mclk_activity smu7_mclk_latency_entries smu7_mclk_latency_table smu7_hwmgr golden_dpm_table odn_dpm_table voting_rights_clients static_screen_threshold_unit static_screen_threshold voltage_control vdd_gfx_control vddc_vddgfx_delta active_auto_throttle_sources clock_registers is_memory_gddr5 acpi_vddc pspp_notify_required force_pcie_gen acpi_pcie_gen pcie_lane_cap pcie_spc_cap vddc_leakage vddci_leakage vddcgfx_leakage mvdd_control vddc_mask_low mvdd_mask_low max_vddc_in_pptable min_vddc_in_pptable max_vddci_in_pptable min_vddci_in_pptable is_uvd_enabled vbios_boot_state pcie_performance_request battery_state mclk_ignore_signal is_tlu_enabled disable_handshake smc_voltage_control_enabled vbi_time_out_support vddci_control vddc_voltage_table vddci_voltage_table mvdd_voltage_table vddgfx_voltage_table mgcg_cgtt_local2 mgcg_cgtt_local3 gpio_debug mc_micro_code_feature highest_mclk acpi_vddci mvdd_high_index mvdd_low_index dll_default_on performance_request_registered ulv_supported cac_table_start cac_configuration_required driver_calculate_cac_leakage cac_enabled power_containment_features enable_dte_feature enable_tdc_limit_feature enable_pkg_pwr_tracking_feature disable_uvd_power_tune_feature dte_tj_offset fast_watermark_threshold vddc_phase_shed_control display_timing thermal_temp_setting dpm_level_enable_mask need_update_smu7_dpm_table sclk_dpm_key_disabled mclk_dpm_key_disabled pcie_dpm_key_disabled min_engine_clocks pcie_gen_performance pcie_lane_performance pcie_gen_power_saving pcie_lane_power_saving use_pcie_performance_levels use_pcie_power_saving_levels mclk_dpm0_activity_target low_sclk_interrupt_threshold last_mclk_dpm_enable_mask uvd_enabled uvd_power_gated vce_power_gated need_long_memory_training update_up_hyst update_down_hyst down_hyst up_hyst disable_dpm_mask apply_optimized_settings avfs_vdroop_override_setting apply_avfs_cks_off_voltage frame_time_x2 last_sent_vbi_timeout mem_latency_high mem_latency_low vr_config current_profile_setting ro_range_minimum ro_range_maximum disable_edc_leakage_controller edc_hilo_leakage_offset_from_vbios edc_leakage_table memory_level dllStateOn allowed_clock_voltage_table SMU73_PIDController VFT_COLUMNS SCLK0 SCLK1 SCLK2 SCLK3 SCLK4 SCLK5 SCLK6 SCLK7 NUM_VFT_COLUMNS SMU73_Discrete_GraphicsLevel SMU73_Discrete_ACPILevel SMU73_Discrete_Ulv SMU73_Discrete_MemoryLevel FreqRange MclkDivider SMU73_Discrete_LinkLevel SMU73_Discrete_MCArbDramTimingTableEntry TRRDS TRRDL SMU73_Discrete_MCArbDramTimingTable SMU73_Discrete_UvdLevel SMU73_Discrete_ExtClkLevel SMU73_Discrete_DpmTable BootPhases TemperatureLimitEdge TemperatureLimitHotspot TemperatureLimitLiquid1 TemperatureLimitLiquid2 TemperatureLimitVrVddc TemperatureLimitVrMvdd TemperatureLimitPlx FanGainLiquid FanGainVrVddc FanGainVrMvdd Liquid1_I2C_address Liquid2_I2C_address Vr_I2C_address Plx_I2C_address GeminiMode spare17 GeminiApertureHigh GeminiApertureLow Liquid_I2C_LineSCL Liquid_I2C_LineSDA Vr_I2C_LineSCL Vr_I2C_LineSDA Plx_I2C_LineSCL Plx_I2C_LineSDA spare1253 BootVddc BootVddci SMU73_Discrete_FanTable SMU_QuadraticCoeffs m1 m2 m1_shift m2_shift SMU73_Discrete_PmFuses BapmVddCVidHiSidd BapmVddCVidLoSidd VddCVid VFT_Temp VFT_ATE AVFS_GB ATE_ACBTC_GB P2V PsmCharzFreq InversionVoltage PsmCharzTemp EnabledAvfsModules fiji_pt_defaults fiji_smumgr SMU7_I2CLineID SMU7_I2CLineID_DDC1 SMU7_I2CLineID_DDC2 SMU7_I2CLineID_DDC3 SMU7_I2CLineID_DDC4 SMU7_I2CLineID_DDC5 SMU7_I2CLineID_DDC6 SMU7_I2CLineID_SCLSDA SMU7_I2CLineID_DDCVGA scl dep_table pp_atomctrl_clock_dividers_ai usSclk_fcw_frac usSclk_fcw_int ucSclkPostDiv ucSclkVcoMode ucSclkPllRange ucSscEnable usSsc_fcw1_frac usSsc_fcw1_int usPcc_fcw_int usSsc_fcw_slew_frac usPcc_fcw_slew_frac pp_atom_ctrl_sclk_range_table_entry ucVco_setting ucPostdiv usFcw_pcc usFcw_trans_upper usRcw_trans_lower pp_atom_ctrl_sclk_range_table pp_atom_ctrl__avfs_parameters ulAVFS_meanNsigma_Acontant0 ulAVFS_meanNsigma_Acontant1 ulAVFS_meanNsigma_Acontant2 usAVFS_meanNsigma_DC_tol_sigma usAVFS_meanNsigma_Platform_mean usAVFS_meanNsigma_Platform_sigma ulGB_VDROOP_TABLE_CKSOFF_a0 ulGB_VDROOP_TABLE_CKSOFF_a1 ulGB_VDROOP_TABLE_CKSOFF_a2 ulGB_VDROOP_TABLE_CKSON_a0 ulGB_VDROOP_TABLE_CKSON_a1 ulGB_VDROOP_TABLE_CKSON_a2 ulAVFSGB_FUSE_TABLE_CKSOFF_m1 usAVFSGB_FUSE_TABLE_CKSOFF_m2 ulAVFSGB_FUSE_TABLE_CKSOFF_b ulAVFSGB_FUSE_TABLE_CKSON_m1 usAVFSGB_FUSE_TABLE_CKSON_m2 ulAVFSGB_FUSE_TABLE_CKSON_b usMaxVoltage_0_25mv ucEnableGB_VDROOP_TABLE_CKSOFF ucEnableGB_VDROOP_TABLE_CKSON ucEnableGB_FUSE_TABLE_CKSOFF ucEnableGB_FUSE_TABLE_CKSON usPSM_Age_ComFactor ucEnableApplyAVFS_CKS_OFF_Voltage SMU74_PIDController GB_VDROOP_TABLE_t a0 AVFS_meanNsigma_t Aconstant DC_tol_sigma Platform_mean Platform_sigma PSM_Age_CompFactor Static_Voltage_Offset AVFS_Sclk_Offset_t Sclk_Offset sclkFcwRange_t vco_setting postdiv fcw_pcc fcw_trans_upper fcw_trans_lower SMU_SclkSetting Fcw_int Fcw_frac Pcc_fcw_int PllRange SSc_En Sclk_slew_rate Pcc_up_slew_rate Pcc_down_slew_rate Fcw1_int Fcw1_frac Sclk_ss_slew_rate SMU74_Discrete_GraphicsLevel SclkSetting SMU74_Discrete_ACPILevel SMU74_Discrete_Ulv BifSclkDfs SMU74_Discrete_MemoryLevel padding_0 padding_1 SMU74_Discrete_LinkLevel SMU74_Discrete_MCArbDramTimingTableEntry SMU74_Discrete_MCArbDramTimingTable SMU74_Discrete_UvdLevel SMU74_Discrete_ExtClkLevel SMU74_Discrete_DpmTable VRHotLevel LdoRefSel SharedRails FanStartTemperature FanStopTemperature MaxVoltage CurrSclkPllRange SclkFcwRangeTable BTCGB_VDROOP_TABLE AVFSGB_VDROOP_TABLE SMU74_Discrete_FanTable SMU74_Discrete_PmFuses polaris10_pt_defaults DisplayCac polaris10_range_table trans_lower_frequency trans_upper_frequency polaris10_smumgr protected_mode range_table bif_sclk_table smio_pat sclk_setting SMU71_PIDController SMU71_Discrete_VoltageLevel StdVoltageHiSidd StdVoltageLoSidd SMU71_Discrete_GraphicsLevel MinVddc MinVddcPhases SMU71_Discrete_ACPILevel SMU71_Discrete_Ulv SMU71_Discrete_MemoryLevel MinVddci SMU71_Discrete_LinkLevel SMU71_Discrete_MCArbDramTimingTableEntry SMU71_Discrete_MCArbDramTimingTable SMU71_Discrete_DpmTable SmioMaskVddcVid SmioMaskVddcPhase SmioMaskVddciVid SmioMaskMvddVid VddcLevel VddciLevel MvddLevel MergedVddci MaxPwr NomPwr SMU71_Discrete_MCRegisterAddress SMU71_Discrete_MCRegisterSet SMU71_Discrete_MCRegisters SMU71_Discrete_FanTable SMU71_Discrete_PmFuses iceland_pt_defaults svi_load_line_vddc iceland_mc_reg_entry iceland_mc_reg_table iceland_smumgr graphic_level firmwareType PWR_Command_Table PWR_DFY_Section dfy_cntl dfy_addr_hi dfy_addr_lo dfy_size dfy_data smc_addr smc_start_address SMU9_TABLE_ID PPTABLE WMTABLE AVFSTABLE TOOLSTABLE AVFSFUSETABLE smu_table_entry smu_table_array vega10_smumgr smu_tables DSPCLK_DCEFCLK DSPCLK_DISPCLK DSPCLK_PIXCLK DSPCLK_PHYCLK DSPCLK_COUNT GNLD_DPM_PREFETCHER GNLD_DPM_GFXCLK GNLD_DPM_UCLK GNLD_DPM_SOCCLK GNLD_DPM_UVD GNLD_DPM_VCE GNLD_ULV GNLD_DPM_MP0CLK GNLD_DPM_LINK GNLD_DPM_DCEFCLK GNLD_AVFS GNLD_DS_GFXCLK GNLD_DS_SOCCLK GNLD_DS_LCLK GNLD_PPT GNLD_TDC GNLD_THERMAL GNLD_GFX_PER_CU_CG GNLD_RM GNLD_DS_DCEFCLK GNLD_ACDC GNLD_VR0HOT GNLD_VR1HOT GNLD_FW_CTF GNLD_LED_DISPLAY GNLD_FAN_CONTROL GNLD_FEATURE_FAST_PPT_BIT GNLD_DIDT GNLD_ACG GNLD_PCC_LIMIT GNLD_FEATURES_MAX SMU10_TABLE_ID SMU10_WMTABLE SMU10_CLOCKTABLE smu10_smumgr SMU7_PIDController LFWindupUL LFWindupLL SMU7_Discrete_VoltageLevel SMU7_Discrete_GraphicsLevel UpH DownH VoltageDownH SMU7_Discrete_ACPILevel SMU7_Discrete_Ulv SMU7_Discrete_MemoryLevel SMU7_Discrete_LinkLevel DownT UpT SMU7_Discrete_MCArbDramTimingTableEntry SMU7_Discrete_MCArbDramTimingTable SMU7_Discrete_UvdLevel SMU7_Discrete_ExtClkLevel MinPhases SMU7_Discrete_DpmTable UVDInterval VCEInterval ACPInterval SAMUInterval VddcVddciDelta FpsHighT FpsLowT LowSclkInterruptT SMU7_Discrete_MCRegisterAddress SMU7_Discrete_MCRegisterSet SMU7_Discrete_MCRegisters SMU7_Discrete_FanTable SMU7_Discrete_PmFuses BapmVddCVidHiSidd2 CalcMeasPowerBlend ci_pt_defaults ci_mc_reg_entry ci_mc_reg_table ci_smumgr PPCLK_ECLK WM_COUNT_PP GNLD_GFXOFF GNLD_CG vega12_smumgr pp_atomctrl_memory_clock_param_ai ulPostDiv ulMclk_fcw_frac ulMclk_fcw_int SMU75_PIDController SCKS_ON SCKS_OFF NUM_SCKS_STATE_TYPES SMU75_Discrete_GraphicsLevel ScksStretchThreshVid SMU75_Discrete_ACPILevel SMU75_Discrete_Ulv SMU75_Discrete_MemoryLevel padding_2 Postdiv padding_3 SMU75_Discrete_LinkLevel SMU75_Discrete_MCArbDramTimingTableEntry McArbRfshRate McArbMisc3 SMU75_Discrete_MCArbDramTimingTable SMU75_Discrete_UvdLevel SMU75_Discrete_ExtClkLevel SMU75_Discrete_DpmTable AVFSGB_FUSE_TABLE SMU75_Discrete_PmFuses BtcGbv_CksOff vegam_pt_defaults vegam_range_table vegam_smumgr I2C_CONTROLLER_NAME_VR_GFX I2C_CONTROLLER_NAME_VR_SOC I2C_CONTROLLER_NAME_VR_VDDCI I2C_CONTROLLER_NAME_VR_HBM I2C_CONTROLLER_NAME_LIQUID_0 I2C_CONTROLLER_NAME_LIQUID_1 I2C_CONTROLLER_NAME_PLX I2C_CONTROLLER_NAME_COUNT vega20_smumgr GNLD_DPM_FCLK GNLD_DS_FCLK GNLD_DS_MP1CLK GNLD_DS_MP0CLK GNLD_XGMI GNLD_ECC OD8_SETTING_ID OD8_SETTING_GFXCLK_FMIN OD8_SETTING_GFXCLK_FMAX OD8_SETTING_GFXCLK_FREQ1 OD8_SETTING_GFXCLK_VOLTAGE1 OD8_SETTING_GFXCLK_FREQ2 OD8_SETTING_GFXCLK_VOLTAGE2 OD8_SETTING_GFXCLK_FREQ3 OD8_SETTING_GFXCLK_VOLTAGE3 OD8_SETTING_UCLK_FMAX OD8_SETTING_POWER_PERCENTAGE OD8_SETTING_FAN_ACOUSTIC_LIMIT OD8_SETTING_FAN_MIN_SPEED OD8_SETTING_FAN_TARGET_TEMP OD8_SETTING_OPERATING_TEMP_MAX OD8_SETTING_AC_TIMING OD8_SETTING_FAN_ZERO_RPM_CONTROL OD8_SETTING_COUNT workload_type PP_TABLE_VERSION PP_TABLE_V0 PP_TABLE_V1 PP_TABLE_V2 PP_TABLE_MAX pp_tables_hw_clock_info_callback _ATOM_PPLIB_THERMALCONTROLLER ucFanParameters ucFanMinRPM ucFanMaxRPM ucFlags ATOM_PPLIB_THERMALCONTROLLER _ATOM_PPLIB_STATE ucNonClockStateIndex ucClockStateIndices ATOM_PPLIB_STATE _ATOM_PPLIB_FANTABLE ucFanTableFormat ATOM_PPLIB_FANTABLE _ATOM_PPLIB_FANTABLE2 basicTable ATOM_PPLIB_FANTABLE2 _ATOM_PPLIB_FANTABLE3 basicTable2 usFanPWMMax ATOM_PPLIB_FANTABLE3 _ATOM_PPLIB_FANTABLE4 basicTable3 usFanRPMMax ATOM_PPLIB_FANTABLE4 _ATOM_PPLIB_FANTABLE5 basicTable4 ATOM_PPLIB_FANTABLE5 _ATOM_PPLIB_EXTENDEDHEADER ulMaxEngineClock ulMaxMemoryClock usVCETableOffset usUVDTableOffset usSAMUTableOffset usPPMTableOffset usACPTableOffset usPowerTuneTableOffset usSclkVddgfxTableOffset usVQBudgetingTableOffset ATOM_PPLIB_EXTENDEDHEADER _ATOM_PPLIB_POWERPLAYTABLE ucDataRevision ucNumStates ucStateEntrySize ucClockInfoSize ucNonClockSize usStateArrayOffset usClockInfoArrayOffset usNonClockInfoArrayOffset usBackbiasTime usVoltageTime usTableSize ulPlatformCaps sThermalController usBootClockInfoOffset usBootNonClockInfoOffset ATOM_PPLIB_POWERPLAYTABLE _ATOM_PPLIB_POWERPLAYTABLE2 ucNumCustomThermalPolicy usCustomThermalPolicyArrayOffset ATOM_PPLIB_POWERPLAYTABLE2 _ATOM_PPLIB_POWERPLAYTABLE3 usFormatID usFanTableOffset usExtendendedHeaderOffset ATOM_PPLIB_POWERPLAYTABLE3 _ATOM_PPLIB_POWERPLAYTABLE4 ulGoldenPPID ulGoldenRevision usVddcDependencyOnSCLKOffset usVddciDependencyOnMCLKOffset usVddcDependencyOnMCLKOffset usMaxClockVoltageOnDCOffset usVddcPhaseShedLimitsTableOffset usMvddDependencyOnMCLKOffset ATOM_PPLIB_POWERPLAYTABLE4 _ATOM_PPLIB_POWERPLAYTABLE5 ulTDPLimit ulNearTDPLimit ulSQRampingThreshold usCACLeakageTableOffset ulCACLeakage usTDPODLimit usLoadLineSlope ATOM_PPLIB_POWERPLAYTABLE5 _ATOM_PPLIB_NONCLOCK_INFO usClassification ucMinTemperature ucMaxTemperature ulCapsAndSettings ucRequiredPower usClassification2 ulVCLK ulDCLK ucUnused ATOM_PPLIB_NONCLOCK_INFO _ATOM_PPLIB_STATE_V2 ucNumDPMLevels nonClockInfoIndex clockInfoIndex ATOM_PPLIB_STATE_V2 _StateArray ucNumEntries StateArray _ClockInfoArray ucEntrySize clockInfo ClockInfoArray _NonClockInfoArray nonClockInfo NonClockInfoArray _ATOM_PPLIB_Clock_Voltage_Dependency_Record usClockLow ucClockHigh usVoltage ATOM_PPLIB_Clock_Voltage_Dependency_Record _ATOM_PPLIB_Clock_Voltage_Dependency_Table ATOM_PPLIB_Clock_Voltage_Dependency_Table _ATOM_PPLIB_Clock_Voltage_Limit_Record usSclkLow ucSclkHigh usMclkLow ucMclkHigh usVddc usVddci ATOM_PPLIB_Clock_Voltage_Limit_Record _ATOM_PPLIB_Clock_Voltage_Limit_Table ATOM_PPLIB_Clock_Voltage_Limit_Table ulLeakageValue usVddc1 usVddc2 usVddc3 _ATOM_PPLIB_CAC_Leakage_Record ATOM_PPLIB_CAC_Leakage_Record _ATOM_PPLIB_CAC_Leakage_Table ATOM_PPLIB_CAC_Leakage_Table _ATOM_PPLIB_PhaseSheddingLimits_Record ATOM_PPLIB_PhaseSheddingLimits_Record _ATOM_PPLIB_PhaseSheddingLimits_Table ATOM_PPLIB_PhaseSheddingLimits_Table _VCEClockInfo usEVClkLow ucEVClkHigh usECClkLow ucECClkHigh VCEClockInfo _VCEClockInfoArray VCEClockInfoArray _ATOM_PPLIB_VCE_Clock_Voltage_Limit_Record ucVCEClockInfoIndex ATOM_PPLIB_VCE_Clock_Voltage_Limit_Record _ATOM_PPLIB_VCE_Clock_Voltage_Limit_Table numEntries ATOM_PPLIB_VCE_Clock_Voltage_Limit_Table _ATOM_PPLIB_VCE_State_Record ucClockInfoIndex ATOM_PPLIB_VCE_State_Record _ATOM_PPLIB_VCE_State_Table ATOM_PPLIB_VCE_State_Table _UVDClockInfo usVClkLow ucVClkHigh usDClkLow ucDClkHigh UVDClockInfo _UVDClockInfoArray UVDClockInfoArray _ATOM_PPLIB_UVD_Clock_Voltage_Limit_Record ucUVDClockInfoIndex ATOM_PPLIB_UVD_Clock_Voltage_Limit_Record _ATOM_PPLIB_UVD_Clock_Voltage_Limit_Table ATOM_PPLIB_UVD_Clock_Voltage_Limit_Table _ATOM_PPLIB_SAMClk_Voltage_Limit_Record usSAMClockLow ucSAMClockHigh ATOM_PPLIB_SAMClk_Voltage_Limit_Record _ATOM_PPLIB_SAMClk_Voltage_Limit_Table ATOM_PPLIB_SAMClk_Voltage_Limit_Table _ATOM_PPLIB_ACPClk_Voltage_Limit_Record usACPClockLow ucACPClockHigh ATOM_PPLIB_ACPClk_Voltage_Limit_Record _ATOM_PPLIB_ACPClk_Voltage_Limit_Table ATOM_PPLIB_ACPClk_Voltage_Limit_Table _ATOM_PowerTune_Table ATOM_PowerTune_Table _ATOM_PPLIB_POWERTUNE_Table revid ATOM_PPLIB_POWERTUNE_Table _ATOM_PPLIB_POWERTUNE_Table_V1 usTjMax usReserve ATOM_PPLIB_POWERTUNE_Table_V1 _ATOM_PPLIB_PPM_Table ucRevId ucPpmDesign usCpuCoreNumber ulPlatformTDP ulSmallACPlatformTDP ulPlatformTDC ulSmallACPlatformTDC ulApuTDP ulDGpuTDP ulDGpuUlvPower ulTjmax ATOM_PPLIB_PPM_Table PP_StateClassificationFlags vce_state clock_info powerplay_table num_of_entries vol_rep_time bb_rep_time pnon_clock_info powerplay_caps ptable us_maximum_power_delivery_limit phm_set_power_state_input pcurrent_state pnew_state pclock_info designation pstate1 pstate2 adjusted_ps pnew_power_state ATOM_INTEGRATED_SYSTEM_INFO_V1_9 _ATOM_PPLIB_CZ_CLOCK_INFO ATOM_PPLIB_CZ_CLOCK_INFO pp_atomctrl_clock_dividers_kong smu8_dpm_entry soft_min_clk hard_min_clk soft_max_clk hard_max_clk smu8_sys_info bootup_uma_clock bootup_engine_clock dentist_vco_freq nb_dpm_enable nbp_memory_clock nbp_n_clock nbp_voltage_index bootup_nb_voltage_index htc_tmp_lmt htc_hyst_lmt uma_channel_number smu8_display_phy_info_entry phy_present active_lane_mapping display_config_type active_number_of_lanes smu8_display_phy_info display_phy_access_initialized smu8_power_level vddcIndex dsDividerIndex ssDividerIndex allowGnbSlow forceNBPstate display_wm vce_wm numSIMDToPowerDown hysteresis_up smu8_uvd_clocks vclk_low_divider vclk_high_divider dclk_low_divider dclk_high_divider smu8_pstate_previous_action DO_NOTHING FORCE_HIGH CANCEL_FORCE_HIGH pp_disable_nb_ps_flags smu8_power_state need_dfs_bypass nbps_flags bapm_flags dpm_0_pg_nb_ps_low dpm_0_pg_nb_ps_high dpm_x_nb_ps_low dpm_x_nb_ps_high disable_nb_ps_flag cc6_settings cc6_setting_changed smu8_hwmgr dpm_interval voltage_drop_threshold disable_driver_thermal_policy gfx_power_gating_threshold activity_hysteresis bootup_sclk_divider gfx_ramp_step gfx_ramp_delay thermal_auto_throttling_treshold sys_info boot_power_level smu8_current_ps smu8_requested_ps mgcg_cgtt_local0 mgcg_cgtt_local1 tdr_clock ddi_power_gating_disabled disable_gfx_power_gating_in_uvd disable_nb_ps3_in_battery lock_nb_ps_in_uvd_play_back display_phy_info vce_slow_sclk_threshold dce_slow_sclk_threshold min_sclk_did disp_clk_bypass disp_clk_bypass_pending bapm_enabled clock_slow_down_freq skip_clock_slow_down enable_nb_ps_policy voltage_drop_in_dce_power_gating uvd_dpm_interval override_dynamic_mgpg lclk_deep_enabled uvd_performance video_start lowest_valid highest_valid high_voltage_threshold is_nb_dpm_enabled is_voltage_island_enabled pgacpinit disp_config enable_ba_pm_feature sram_end uvd_level_count vce_level_count acp_level_count samu_level_count fps_high_threshold fps_low_threshold dpm_flags sclk_dpm uvd_dpm vce_dpm acp_dpm uvd_boot_level vce_boot_level acp_boot_level samu_boot_level uvd_interval vce_interval acp_interval samu_interval graphics_interval graphics_therm_throttle_enable graphics_voltage_change_enable graphics_clk_slow_enable graphics_clk_slow_divider dram_log_addr_h dram_log_addr_l dram_log_phy_addr_h dram_log_phy_addr_l dram_log_buff_size samu_power_gated acp_power_gated acp_power_up_no_dsp active_process_mask max_sclk_level num_of_clk_entries bgate thermal_data virtual_addr_low virtual_addr_hi mc_addr_low mc_addr_hi separation_time cc6_disable pstate_disable pstate_switch_disable hw_ps prequest_ps pcurrent_ps num_lanes _ATOM_Tonga_POWERPLAYTABLE ucTableRevision ulMaxODEngineClock ulMaxODMemoryClock usPowerControlLimit usUlvVoltageOffset usThermalControllerOffset usReserv usMclkDependencyTableOffset usSclkDependencyTableOffset usVddcLookupTableOffset usVddgfxLookupTableOffset usMMDependencyTableOffset usVCEStateTableOffset usHardLimitTableOffset usPCIETableOffset usGPIOTableOffset ATOM_Tonga_POWERPLAYTABLE _ATOM_Tonga_State ucEngineClockIndexHigh ucEngineClockIndexLow ucMemoryClockIndexHigh ucMemoryClockIndexLow ucPCIEGenLow ucPCIEGenHigh ucPCIELaneLow ucPCIELaneHigh ATOM_Tonga_State _ATOM_Tonga_State_Array ATOM_Tonga_State_Array _ATOM_Tonga_MCLK_Dependency_Record ucVddcInd usVddgfxOffset usMvdd ulMclk ATOM_Tonga_MCLK_Dependency_Record _ATOM_Tonga_MCLK_Dependency_Table ATOM_Tonga_MCLK_Dependency_Table _ATOM_Tonga_SCLK_Dependency_Record ucVddInd usVddcOffset ulSclk usEdcCurrent ucReliabilityTemperature ucCKSVOffsetandDisable ATOM_Tonga_SCLK_Dependency_Record _ATOM_Tonga_SCLK_Dependency_Table ATOM_Tonga_SCLK_Dependency_Table _ATOM_Polaris_SCLK_Dependency_Record ulSclkOffset ATOM_Polaris_SCLK_Dependency_Record _ATOM_Polaris_SCLK_Dependency_Table ATOM_Polaris_SCLK_Dependency_Table _ATOM_Tonga_PCIE_Record ucPCIEGenSpeed usPCIELaneWidth ATOM_Tonga_PCIE_Record _ATOM_Tonga_PCIE_Table ATOM_Tonga_PCIE_Table _ATOM_Polaris10_PCIE_Record ulPCIE_Sclk ATOM_Polaris10_PCIE_Record _ATOM_Polaris10_PCIE_Table ATOM_Polaris10_PCIE_Table _ATOM_Tonga_MM_Dependency_Record ulDClk ulVClk ulEClk ulAClk ulSAMUClk ATOM_Tonga_MM_Dependency_Record _ATOM_Tonga_MM_Dependency_Table ATOM_Tonga_MM_Dependency_Table _ATOM_Tonga_Voltage_Lookup_Record usVdd usCACLow usCACMid usCACHigh ATOM_Tonga_Voltage_Lookup_Record _ATOM_Tonga_Voltage_Lookup_Table ATOM_Tonga_Voltage_Lookup_Table _ATOM_Tonga_Fan_Table ATOM_Tonga_Fan_Table _ATOM_Fiji_Fan_Table ATOM_Fiji_Fan_Table _ATOM_Polaris_Fan_Table ATOM_Polaris_Fan_Table _ATOM_Tonga_Thermal_Controller ATOM_Tonga_Thermal_Controller _ATOM_Tonga_VCE_State_Record ucVCEClockIndex ucSCLKIndex ucMCLKIndex ATOM_Tonga_VCE_State_Record _ATOM_Tonga_VCE_State_Table ATOM_Tonga_VCE_State_Table _ATOM_Tonga_PowerTune_Table ATOM_Tonga_PowerTune_Table _ATOM_Fiji_PowerTune_Table ATOM_Fiji_PowerTune_Table _ATOM_Polaris_PowerTune_Table ucReserve ATOM_Polaris_PowerTune_Table _ATOM_Tonga_PPM_Table ATOM_Tonga_PPM_Table _ATOM_Tonga_Hard_Limit_Record ulSCLKLimit ulMCLKLimit usVddcLimit usVddciLimit usVddgfxLimit ATOM_Tonga_Hard_Limit_Record _ATOM_Tonga_Hard_Limit_Table ATOM_Tonga_Hard_Limit_Table _ATOM_Tonga_GPIO_Table ucVRHotTriggeredSclkDpmIndex ATOM_Tonga_GPIO_Table _PPTable_Generic_SubTable_Header PPTable_Generic_SubTable_Header call_back_func pp_tonga_pcie_table pp_tonga_sclk_dep_table sclk_dep_table clk_table clk_volt_pp_table lookup_table vddc_lookup_pp_tables max_levels COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS COMPUTE_GPU_CLOCK_OUTPUT_PARAMETERS_V1_6 _COMPUTE_GPU_CLOCK_OUTPUT_PARAMETERS_V1_7 COMPUTE_GPU_CLOCK_OUTPUT_PARAMETERS_V1_7 _COMPUTE_MEMORY_CLOCK_PARAM_PARAMETERS_V2_1 ucDllSpeed ucBWCntl COMPUTE_MEMORY_CLOCK_PARAM_PARAMETERS_V2_1 _COMPUTE_MEMORY_CLOCK_PARAM_PARAMETERS_V2_2 COMPUTE_MEMORY_CLOCK_PARAM_PARAMETERS_V2_2 _COMPUTE_MEMORY_CLOCK_PARAM_PARAMETERS_V2_3 usMclk_fcw_frac usMclk_fcw_int COMPUTE_MEMORY_CLOCK_PARAM_PARAMETERS_V2_3 _DYNAMICE_MEMORY_SETTINGS_PARAMETER DYNAMICE_MEMORY_SETTINGS_PARAMETER _DYNAMICE_ENGINE_SETTINGS_PARAMETER ulMemoryClock DYNAMICE_ENGINE_SETTINGS_PARAMETER _DYNAMICE_MC_DPM_SETTINGS_PARAMETER ucMclkDPMState DYNAMICE_MC_DPM_SETTINGS_PARAMETER _DYNAMICE_MEMORY_SETTINGS_PARAMETER_V2_1 asMCReg asMCArbReg asDPMMCReg DYNAMICE_MEMORY_SETTINGS_PARAMETER_V2_1 _SET_ENGINE_CLOCK_PS_ALLOCATION ulTargetEngineClock SET_ENGINE_CLOCK_PS_ALLOCATION _SET_VOLTAGE_PARAMETERS ucVoltageType ucVoltageMode ucVoltageIndex SET_VOLTAGE_PARAMETERS _SET_VOLTAGE_PARAMETERS_V1_3 SET_VOLTAGE_PARAMETERS_V1_3 _SET_VOLTAGE_PS_ALLOCATION sASICSetVoltage SET_VOLTAGE_PS_ALLOCATION _GET_VOLTAGE_INFO_INPUT_PARAMETER_V1_2 ulSCLKFreq GET_VOLTAGE_INFO_INPUT_PARAMETER_V1_2 _GET_EVV_VOLTAGE_INFO_OUTPUT_PARAMETER_V1_2 usVoltageId usTDP_Current usTDP_Power GET_EVV_VOLTAGE_INFO_OUTPUT_PARAMETER_V1_2 _GET_VOLTAGE_INFO_INPUT_PARAMETER_V1_3 GET_VOLTAGE_INFO_INPUT_PARAMETER_V1_3 _GET_EVV_VOLTAGE_INFO_OUTPUT_PARAMETER_V1_3 ulVoltageLevel GET_EVV_VOLTAGE_INFO_OUTPUT_PARAMETER_V1_3 ATOM_GPIO_PIN_LUT _ATOM_VOLTAGE_FORMULA usVoltageBaseLevel usVoltageStep ucNumOfVoltageEntries ucBaseVID ucVIDAdjustEntries ATOM_VOLTAGE_FORMULA _VOLTAGE_LUT_ENTRY usVoltageCode usVoltageValue VOLTAGE_LUT_ENTRY _ATOM_VOLTAGE_FORMULA_V2 asVIDAdjustEntries ATOM_VOLTAGE_FORMULA_V2 _ATOM_VOLTAGE_CONTROL ucVoltageControlId ucVoltageControlI2cLine ucVoltageControlAddress ucVoltageControlOffset ATOM_VOLTAGE_CONTROL _ATOM_VOLTAGE_OBJECT ucSize asControl asFormula ATOM_VOLTAGE_OBJECT _ATOM_VOLTAGE_OBJECT_V2 ATOM_VOLTAGE_OBJECT_V2 _ATOM_VOLTAGE_OBJECT_INFO asVoltageObj ATOM_VOLTAGE_OBJECT_INFO _ATOM_VOLTAGE_OBJECT_INFO_V2 _ATOM_VOLTAGE_OBJECT_HEADER_V3 ATOM_VOLTAGE_OBJECT_HEADER_V3 _VOLTAGE_LUT_ENTRY_V2 ulVoltageId VOLTAGE_LUT_ENTRY_V2 _LEAKAGE_VOLTAGE_LUT_ENTRY_V2 usLeakageId LEAKAGE_VOLTAGE_LUT_ENTRY_V2 _ATOM_I2C_VOLTAGE_OBJECT_V3 ucVoltageRegulatorId ucVoltageControlFlag asVolI2cLut ATOM_I2C_VOLTAGE_OBJECT_V3 _ATOM_GPIO_VOLTAGE_OBJECT_V3 ucVoltageGpioCntlId ucGpioEntryNum ucPhaseDelay ulGpioMaskVal asVolGpioLut ATOM_GPIO_VOLTAGE_OBJECT_V3 _ATOM_LEAKAGE_VOLTAGE_OBJECT_V3 ucLeakageCntlId ucLeakageEntryNum ulMaxVoltageLevel asLeakageIdLut ATOM_LEAKAGE_VOLTAGE_OBJECT_V3 _ATOM_SVID2_VOLTAGE_OBJECT_V3 usLoadLine_PSI ucSVDGpioId ucSVCGpioId ATOM_SVID2_VOLTAGE_OBJECT_V3 _ATOM_EVV_DPM_INFO ulDPMSclk usVAdjOffset ucDPMTblVIndex ucDPMState ATOM_EVV_DPM_INFO _ATOM_EVV_VOLTAGE_OBJECT_V3 asEvvDpmList ATOM_EVV_VOLTAGE_OBJECT_V3 _ATOM_VOLTAGE_OBJECT_V3 asGpioVoltageObj asI2cVoltageObj asLeakageObj asSVID2Obj asEvvObj ATOM_VOLTAGE_OBJECT_V3 _ATOM_VOLTAGE_OBJECT_INFO_V3_1 ATOM_VOLTAGE_OBJECT_INFO_V3_1 _ATOM_ASIC_PROFILING_INFO_V2_1 ucLeakageBinNum usLeakageBinArrayOffset ucElbVDDC_Num usElbVDDC_IdArrayOffset usElbVDDC_LevelArrayOffset ucElbVDDCI_Num usElbVDDCI_IdArrayOffset usElbVDDCI_LevelArrayOffset ATOM_ASIC_PROFILING_INFO_V2_1 _EFUSE_LOGISTIC_FUNC_PARAM usEfuseIndex ucEfuseBitLSB ucEfuseLength ulEfuseEncodeRange ulEfuseEncodeAverage EFUSE_LOGISTIC_FUNC_PARAM _EFUSE_LINEAR_FUNC_PARAM ulEfuseMin EFUSE_LINEAR_FUNC_PARAM usPowerDpm0 usParamNegFlag _ATOM_ASIC_PROFILING_INFO_V3_3 ulEvvLkgFactor ulBoardCoreTemp ulMaxVddc ulMinVddc ulLoadLineSlop ulLeakageTemp ulLeakageVoltage sCACm sCACb sKt_b sKv_m sKv_b usLkgEuseIndex ucLkgEfuseBitLSB ucLkgEfuseLength ulLkgEncodeLn_MaxDivMin ulLkgEncodeMax ulLkgEncodeMin ulEfuseLogisticAlpha usPowerDpm1 usPowerDpm2 usPowerDpm3 usPowerDpm4 usPowerDpm5 usPowerDpm6 usPowerDpm7 ulTdpDerateDPM0 ulTdpDerateDPM1 ulTdpDerateDPM2 ulTdpDerateDPM3 ulTdpDerateDPM4 ulTdpDerateDPM5 ulTdpDerateDPM6 ulTdpDerateDPM7 sRoFuse ulRoAlpha ulRoBeta ulRoGamma ulRoEpsilon ulATermRo ulBTermRo ulCTermRo ulSclkMargin ulFmaxPercent ulCRPercent ulSFmaxPercent ulSCRPercent ulSDCMargine ATOM_ASIC_PROFILING_INFO_V3_3 _ATOM_ASIC_PROFILING_INFO_V3_6 ulEvvDefaultVddc ulEvvNoCalcVddc ulSpeed_Model ulSM_A0 ulSM_A1 ulSM_A2 ulSM_A3 ulSM_A4 ulSM_A5 ulSM_A6 ulSM_A7 ucSM_A0_sign ucSM_A1_sign ucSM_A2_sign ucSM_A3_sign ucSM_A4_sign ucSM_A5_sign ucSM_A6_sign ucSM_A7_sign ulMargin_RO_a ulMargin_RO_b ulMargin_RO_c ulMargin_fixed ulMargin_Fmax_mean ulMargin_plat_mean ulMargin_Fmax_sigma ulMargin_plat_sigma ulMargin_DC_sigma ulaTDClimitPerDPM ulaNoCalcVddcPerDPM ATOM_ASIC_PROFILING_INFO_V3_6 _ATOM_SCLK_FCW_RANGE_ENTRY_V1 ulMaxSclkFreq ucFcw_pcc ucFcw_trans_upper ucRcw_trans_lower ATOM_SCLK_FCW_RANGE_ENTRY_V1 _ATOM_SMU_INFO_V2_1 ucSclkEntryNum ucSMUVer ucSharePowerSource asSclkFcwRangeEntry ATOM_SMU_INFO_V2_1 _ATOM_GFX_INFO_V2_3 usReserverd ATOM_GFX_INFO_V2_3 ATOM_ASIC_INTERNAL_SS_INFO _EFUSE_INPUT_PARAMETER ucBitShift ucBitLength EFUSE_INPUT_PARAMETER _READ_EFUSE_VALUE_PARAMETER sEfuse ulEfuseValue READ_EFUSE_VALUE_PARAMETER _ATOM_MEMORY_SETTING_ID_CONFIG ulMemClockRange ucMemBlkId ATOM_MEMORY_SETTING_ID_CONFIG _ATOM_MEMORY_SETTING_ID_CONFIG_ACCESS slAccess ulAccess ATOM_MEMORY_SETTING_ID_CONFIG_ACCESS _ATOM_MEMORY_SETTING_DATA_BLOCK ulMemoryID aulMemData ATOM_MEMORY_SETTING_DATA_BLOCK _ATOM_INIT_REG_INDEX_FORMAT usRegIndex ucPreRegDataLength ATOM_INIT_REG_INDEX_FORMAT _ATOM_INIT_REG_BLOCK usRegIndexTblSize usRegDataBlkSize asRegIndexBuf asRegDataBuf ATOM_INIT_REG_BLOCK _ATOM_VRAM_MODULE_V7 ulChannelMapCfg usModuleSize usPrivateReserved usEnableChannels ucExtMemoryID ucChannelNum ucChannelWidth ucDensity ucVREFI ucNPL_RT ucPreamble ucMemorySize usSEQSettingOffset usEMRS2Value usEMRS3Value ucMemoryVenderID ucRefreshRateFactor ucFIFODepth ucCDR_Bandwidth strMemPNString ATOM_VRAM_MODULE_V7 _ATOM_VRAM_MODULE_V8 usMcRamCfg ucBankCol usMemorySize ucMcTunningSetId ucRowNum ulChannelMapCfg1 ulBankMapCfg ATOM_VRAM_MODULE_V8 _ATOM_VRAM_INFO_HEADER_V2_1 usMemAdjustTblOffset usMemClkPatchTblOffset usPerBytePresetOffset ucNumOfVRAMModule ucMemoryClkPatchTblVer ucVramModuleVer aVramInfo ATOM_VRAM_INFO_HEADER_V2_1 _ATOM_VRAM_INFO_HEADER_V2_2 usMcAdjustPerTileTblOffset usMcPhyInitTableOffset usDramDataRemapTblOffset ucMcPhyTileNum ATOM_VRAM_INFO_HEADER_V2_2 voltage_object_info virtual_voltage_id efuse_voltage_id voltage_type svd_gpio_id svc_gpio_id load_line shared_rail virtual_voltage_Id efuse ssInfo clockSource clockSpeed ssEntry pinId gpio_pin_assignment voltage_mode voltage_table clock_value mpll_param module_index atom_smu9_syspll0_clock_id SMU9_SYSPLL0_SMNCLK_ID SMU9_SYSPLL0_SOCCLK_ID SMU9_SYSPLL0_MP0CLK_ID SMU9_SYSPLL0_MP1CLK_ID SMU9_SYSPLL0_LCLK_ID SMU9_SYSPLL0_DCLK_ID SMU9_SYSPLL0_VCLK_ID SMU9_SYSPLL0_ECLK_ID SMU9_SYSPLL0_DCEFCLK_ID SMU9_SYSPLL0_DPREFCLK_ID SMU9_SYSPLL0_DISPCLK_ID pp_atomfwctrl_voltage_table_entry pp_atomfwctrl_voltage_table psi0_enable psi1_enable max_vid_step telemetry_offset telemetry_slope pp_atomfwctrl_clock_dividers_soc15 ulDid ulPll_fb_mult ulPll_ss_fbsmult usPll_ss_slew_frac ucPll_ss_enable ulReserve pp_atomfwctrl_avfs_parameters ulMeanNsigmaAcontant0 ulMeanNsigmaAcontant1 ulMeanNsigmaAcontant2 usMeanNsigmaDcTolSigma usMeanNsigmaPlatformMean usMeanNsigmaPlatformSigma ulGbVdroopTableCksoffA0 ulGbVdroopTableCksoffA1 ulGbVdroopTableCksoffA2 ulGbVdroopTableCksonA0 ulGbVdroopTableCksonA1 ulGbVdroopTableCksonA2 ulGbFuseTableCksoffM1 ulGbFuseTableCksoffM2 ulGbFuseTableCksoffB ulGbFuseTableCksonM1 ulGbFuseTableCksonM2 ulGbFuseTableCksonB ucEnableGbVdroopTableCkson ucEnableGbFuseTableCkson usPsmAgeComfactor ulDispclk2GfxclkM1 ulDispclk2GfxclkM2 ulDispclk2GfxclkB ulDcefclk2GfxclkM1 ulDcefclk2GfxclkM2 ulDcefclk2GfxclkB ulPixelclk2GfxclkM1 ulPixelclk2GfxclkM2 ulPixelclk2GfxclkB ulPhyclk2GfxclkM1 ulPhyclk2GfxclkM2 ulPhyclk2GfxclkB ulAcgGbVdroopTableA0 ulAcgGbVdroopTableA1 ulAcgGbVdroopTableA2 ulAcgGbFuseTableM1 ulAcgGbFuseTableM2 ulAcgGbFuseTableB ucAcgEnableGbVdroopTable ucAcgEnableGbFuseTable pp_atomfwctrl_gpio_parameters ucAcDcGpio ucAcDcPolarity ucVR0HotGpio ucVR0HotPolarity ucVR1HotGpio ucVR1HotPolarity ucFwCtfGpio ucFwCtfPolarity pp_atomfwctrl_bios_boot_up_values ulRevision ulGfxClk ulUClk ulSocClk ulDCEFClk ulFClk usMvddc usVddGfx ucCoolingID pp_atomfwctrl_smc_dpm_parameters liquid1_i2c_address liquid2_i2c_address vr_i2c_address plx_i2c_address liquid_i2c_linescl liquid_i2c_linesda vr_i2c_linescl vr_i2c_linesda plx_i2c_linescl plx_i2c_linesda vrsensorpresent liquidsensorpresent vddmem0vrmapping vddmem1vrmapping soculvphasesheddingmask mem0maxcurrent mem0offset padding_telemetrymem0 mem1maxcurrent mem1offset padding_telemetrymem1 acdcgpio acdcpolarity ledpin0 ledpin1 ledpin2 socclkspreadenabled socclkspreadpercent socclkspreadfreq acggfxclkspreadenabled acggfxclkspreadpercent acggfxclkspreadfreq Vr2_I2C_address atom_smc_dpm_info_v4_1 padding_vr2 atom_asic_profiling_info_v4_1 maxvddc minvddc avfs_meannsigma_acontant0 avfs_meannsigma_acontant1 avfs_meannsigma_acontant2 avfs_meannsigma_dc_tol_sigma avfs_meannsigma_platform_mean avfs_meannsigma_platform_sigma gb_vdroop_table_cksoff_a0 gb_vdroop_table_cksoff_a1 gb_vdroop_table_cksoff_a2 gb_vdroop_table_ckson_a0 gb_vdroop_table_ckson_a1 gb_vdroop_table_ckson_a2 avfsgb_fuse_table_cksoff_m1 avfsgb_fuse_table_cksoff_m2 avfsgb_fuse_table_cksoff_b avfsgb_fuse_table_ckson_m1 avfsgb_fuse_table_ckson_m2 avfsgb_fuse_table_ckson_b max_voltage_0_25mv enable_gb_vdroop_table_cksoff enable_gb_vdroop_table_ckson enable_gb_fuse_table_cksoff enable_gb_fuse_table_ckson psm_age_comfactor enable_apply_avfs_cksoff_voltage dispclk2gfxclk_a dispclk2gfxclk_b dispclk2gfxclk_c pixclk2gfxclk_a pixclk2gfxclk_b pixclk2gfxclk_c dcefclk2gfxclk_a dcefclk2gfxclk_b dcefclk2gfxclk_c phyclk2gfxclk_a phyclk2gfxclk_b phyclk2gfxclk_c atom_asic_profiling_info_v4_2 acg_gb_vdroop_table_a0 acg_gb_vdroop_table_a1 acg_gb_vdroop_table_a2 acg_avfsgb_fuse_table_m1 acg_avfsgb_fuse_table_m2 acg_avfsgb_fuse_table_b enable_acg_gb_vdroop_table enable_acg_gb_fuse_table acg_dispclk2gfxclk_a acg_dispclk2gfxclk_b acg_dispclk2gfxclk_c acg_pixclk2gfxclk_a acg_pixclk2gfxclk_b acg_pixclk2gfxclk_c acg_dcefclk2gfxclk_a acg_dcefclk2gfxclk_b acg_dcefclk2gfxclk_c acg_phyclk2gfxclk_a acg_phyclk2gfxclk_b acg_phyclk2gfxclk_c atom_i2c_data_entry i2c_reg_index i2c_reg_data atom_voltage_object_header_v4 atom_i2c_voltage_object_v4 regulator_id i2c_slave_addr i2c_control_offset i2c_speed i2cdatalut atom_voltage_gpio_map_lut voltage_gpio_reg_val voltage_level_mv atom_gpio_voltage_object_v4 gpio_control_id gpio_entry_num phase_delay_us gpio_mask_val voltage_gpio_lut atom_svid2_voltage_object_v4 loadline_psi1 psi0_l_vid_thresd maxvstep telemetry_gain atom_merged_voltage_object_v4 merged_powerrail_type atom_voltage_object_v4 gpio_voltage_obj i2c_voltage_obj svid2_voltage_obj merged_voltage_obj atom_voltage_objects_info_v4_1 voltage_object compute_gpu_clock_input_parameter_v1_8 gpuclock_10khz gpu_clock_type compute_gpu_clock_output_parameter_v1_8 dfs_did pll_fb_mult pll_ss_fbsmult pll_ss_slew_frac pll_ss_enable dm_pp_wm_set_id WM_SET_A WM_SET_B WM_SET_C WM_SET_D WM_SET_INVALID dm_pp_clock_range_for_wm_set wm_set_id wm_min_eng_clk_in_khz wm_max_eng_clk_in_khz wm_min_mem_clk_in_khz wm_max_mem_clk_in_khz dm_pp_wm_sets_with_clock_ranges num_wm_sets wm_clk_ranges PHM_AutoThrottleSource PHM_AutoThrottleSource_Thermal PHM_AutoThrottleSource_External PP_PCIEGen PP_PCIEGen1 PP_PCIEGen2 PP_PCIEGen3 DISPLAY_GAP DISPLAY_GAP_VBLANK_OR_WM DISPLAY_GAP_VBLANK DISPLAY_GAP_WATERMARK DISPLAY_GAP_IGNORE PHM_BackEnd_Magic PHM_Dummy_Magic PHM_RV770_Magic PHM_Kong_Magic PHM_NIslands_Magic PHM_Sumo_Magic PHM_SIslands_Magic PHM_Trinity_Magic PHM_CIslands_Magic PHM_Kv_Magic PHM_VIslands_Magic PHM_Cz_Magic PHM_Rv_Magic _ATOM_PPLIB_CI_CLOCK_INFO usEngineClockLow ucEngineClockHigh usMemoryClockLow ucMemoryClockHigh ucPCIEGen usPCIELane ATOM_PPLIB_CI_CLOCK_INFO PPSMC_Msg smu7_performance_level smu7_uvd_clocks smu7_vce_clocks smu7_power_state uvd_clks vce_clks sam_clk performance_level_count dc_compatible sclk_threshold performance_levels DPM_EVENT_SRC DPM_EVENT_SRC_ANALOG DPM_EVENT_SRC_EXTERNAL DPM_EVENT_SRC_DIGITAL DPM_EVENT_SRC_ANALOG_OR_EXTERNAL DPM_EVENT_SRC_DIGITAL_OR_EXTERNAL clock_insr clock_range us_max_fan_rpm us_max_fan_pwm smu7_ps pp_table classification_flag sclk_mask mclk_mask pcie_mask look_up_table arb_src arb_dest voltage_dependency_table gpu_pt_config_reg_type GPU_CONFIGREG_MMR GPU_CONFIGREG_SMC_IND GPU_CONFIGREG_DIDT_IND GPU_CONFIGREG_GC_CAC_IND GPU_CONFIGREG_CACHE GPU_CONFIGREG_MAX gpu_pt_config_reg cac_config_regs FAN_CONTROL FAN_CONTROL_FUZZY FAN_CONTROL_TABLE fan_speed_info msg_id phm_ppt_v2_information vdd_dep_on_pixclk vdd_dep_on_dispclk vdd_dep_on_phyclk vddc_dep_on_dalpwrl vddci_lookup_table uc_gfx_dpm_voltage_mode uc_soc_dpm_voltage_mode uc_uclk_dpm_voltage_mode uc_uvd_dpm_voltage_mode uc_vce_dpm_voltage_mode uc_mp0_dpm_voltage_mode uc_dcef_dpm_voltage_mode Vega10_I2CLineID Vega10_I2CLineID_DDC1 Vega10_I2CLineID_DDC2 Vega10_I2CLineID_DDC3 Vega10_I2CLineID_DDC4 Vega10_I2CLineID_DDC5 Vega10_I2CLineID_DDC6 Vega10_I2CLineID_SCLSDA Vega10_I2CLineID_DDCVGA _ATOM_Vega10_POWERPLAYTABLE usUlvSmnclkDid usUlvMp1clkDid usUlvGfxclkBypass usGfxclkSlewRate ucGfxVoltageMode ucSocVoltageMode ucUclkVoltageMode ucUvdVoltageMode ucVceVoltageMode ucMp0VoltageMode ucDcefVoltageMode usSocclkDependencyTableOffset usGfxclkDependencyTableOffset usDcefclkDependencyTableOffset usVddmemLookupTableOffset usVddciLookupTableOffset usPixclkDependencyTableOffset usDispClkDependencyTableOffset usPhyClkDependencyTableOffset ATOM_Vega10_POWERPLAYTABLE _ATOM_Vega10_State ucSocClockIndexHigh ucSocClockIndexLow ucGfxClockIndexHigh ucGfxClockIndexLow ucMemClockIndexHigh ucMemClockIndexLow ATOM_Vega10_State _ATOM_Vega10_State_Array ATOM_Vega10_State_Array _ATOM_Vega10_CLK_Dependency_Record ulClk ATOM_Vega10_CLK_Dependency_Record _ATOM_Vega10_GFXCLK_Dependency_Record usCKSVOffsetandDisable usAVFSOffset ATOM_Vega10_GFXCLK_Dependency_Record _ATOM_Vega10_GFXCLK_Dependency_Record_V2 ucACGEnable ATOM_Vega10_GFXCLK_Dependency_Record_V2 _ATOM_Vega10_MCLK_Dependency_Record ulMemClk ucVddMemInd ucVddciInd ATOM_Vega10_MCLK_Dependency_Record _ATOM_Vega10_GFXCLK_Dependency_Table ATOM_Vega10_GFXCLK_Dependency_Table _ATOM_Vega10_MCLK_Dependency_Table ATOM_Vega10_MCLK_Dependency_Table _ATOM_Vega10_SOCCLK_Dependency_Table ATOM_Vega10_SOCCLK_Dependency_Table _ATOM_Vega10_DCEFCLK_Dependency_Table ATOM_Vega10_DCEFCLK_Dependency_Table _ATOM_Vega10_PIXCLK_Dependency_Table ATOM_Vega10_PIXCLK_Dependency_Table _ATOM_Vega10_DISPCLK_Dependency_Table ATOM_Vega10_DISPCLK_Dependency_Table _ATOM_Vega10_PHYCLK_Dependency_Table ATOM_Vega10_PHYCLK_Dependency_Table _ATOM_Vega10_MM_Dependency_Record ulPSPClk ATOM_Vega10_MM_Dependency_Record _ATOM_Vega10_MM_Dependency_Table ATOM_Vega10_MM_Dependency_Table _ATOM_Vega10_PCIE_Record ulLCLK ucPCIELaneWidth ATOM_Vega10_PCIE_Record _ATOM_Vega10_PCIE_Table ATOM_Vega10_PCIE_Table _ATOM_Vega10_Voltage_Lookup_Record ATOM_Vega10_Voltage_Lookup_Record _ATOM_Vega10_Voltage_Lookup_Table ATOM_Vega10_Voltage_Lookup_Table _ATOM_Vega10_Fan_Table usThrottlingRPM usFanAcousticLimit usTargetTemperature usMinimumPWMLimit usTargetGfxClk usFanStopTemperature usFanStartTemperature ATOM_Vega10_Fan_Table _ATOM_Vega10_Fan_Table_V2 usFanAcousticLimitRpm ATOM_Vega10_Fan_Table_V2 _ATOM_Vega10_Fan_Table_V3 usMGpuThrottlingRPM ATOM_Vega10_Fan_Table_V3 _ATOM_Vega10_Thermal_Controller ATOM_Vega10_Thermal_Controller _ATOM_Vega10_PowerTune_Table usSocketPowerLimit usTdcLimit usEdcLimit usTemperatureLimitHotSpot usTemperatureLimitVrSoc usTemperatureLimitVrMem usLoadLineResistance ucLiquid_I2C_LineSCL ucVr_I2C_LineSCL ucPlx_I2C_LineSCL ATOM_Vega10_PowerTune_Table _ATOM_Vega10_PowerTune_Table_V2 ATOM_Vega10_PowerTune_Table_V2 _ATOM_Vega10_PowerTune_Table_V3 ATOM_Vega10_PowerTune_Table_V3 _ATOM_Vega10_Hard_Limit_Record ulSOCCLKLimit ulGFXCLKLimit usVddMemLimit ATOM_Vega10_Hard_Limit_Record _ATOM_Vega10_Hard_Limit_Table ATOM_Vega10_Hard_Limit_Table _Vega10_PPTable_Generic_SubTable_Header Vega10_PPTable_Generic_SubTable_Header vega10_pcie_table pp_vega10_clk_dep_table clk_dep_table info_tdp_table dm_pp_clock_range_for_dmif_wm_set_soc15 wm_min_dcfclk_clk_in_khz wm_max_dcfclk_clk_in_khz dm_pp_clock_range_for_mcif_wm_set_soc15 wm_min_socclk_clk_in_khz wm_max_socclk_clk_in_khz dm_pp_wm_sets_with_clock_ranges_soc15 num_wm_dmif_sets num_wm_mcif_sets wm_dmif_clocks_ranges wm_mcif_clocks_ranges atom_voltage_type VOLTAGE_TYPE_VDDC VOLTAGE_TYPE_MVDDC VOLTAGE_TYPE_MVDDQ VOLTAGE_TYPE_VDDCI VOLTAGE_TYPE_VDDGFX VOLTAGE_TYPE_PCC VOLTAGE_TYPE_MVPP VOLTAGE_TYPE_LEDDPM VOLTAGE_TYPE_PCC_MVDD VOLTAGE_TYPE_PCIE_VDDC VOLTAGE_TYPE_PCIE_VDDR VOLTAGE_TYPE_GENERIC_I2C_1 VOLTAGE_TYPE_GENERIC_I2C_2 VOLTAGE_TYPE_GENERIC_I2C_3 VOLTAGE_TYPE_GENERIC_I2C_4 VOLTAGE_TYPE_GENERIC_I2C_5 VOLTAGE_TYPE_GENERIC_I2C_6 VOLTAGE_TYPE_GENERIC_I2C_7 VOLTAGE_TYPE_GENERIC_I2C_8 VOLTAGE_TYPE_GENERIC_I2C_9 VOLTAGE_TYPE_GENERIC_I2C_10 atom_voltage_object_mode VOLTAGE_OBJ_GPIO_LUT VOLTAGE_OBJ_VR_I2C_INIT_SEQ VOLTAGE_OBJ_PHASE_LUT VOLTAGE_OBJ_SVID2 VOLTAGE_OBJ_EVV VOLTAGE_OBJ_MERGED_POWER atom_gpu_clock_type COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK COMPUTE_GPUCLK_INPUT_FLAG_GFXCLK COMPUTE_GPUCLK_INPUT_FLAG_UCLK FbMult SsFbMult SsSlewFrac SsOn Did PllSetting_t a0_shift a1_shift a2_shift GbVdroopTable_t b_shift DSPCLK_e Vid DisplayClockTable_t EdcLimit ThbmLimit Tliquid2Limit LoadLineResistance paddingx UlvOffsetVid SocVid MinVoltageVid MaxVoltageVid MaxVidStep padding8 UlvPhaseSheddingPsi0 UlvPhaseSheddingPsi1 padding8_2 GfxclkLevel SocclkDid SocDpmVoltageIndex VclkDid DclkDid UvdDpmVoltageIndex EclkDid VceDpmVoltageIndex Mp0clkDid Mp0DpmVoltageIndex DisplayClockTable DisplayClock2Gfxclk GfxDpmVoltageMode SocDpmVoltageMode UclkDpmVoltageMode UvdDpmVoltageMode VceDpmVoltageMode Mp0DpmVoltageMode DisplayDpmVoltageMode padding8_3 LowGfxclkInterruptThreshold GfxclkAverageAlpha SocclkAverageAlpha UclkAverageAlpha GfxActivityAverageAlpha MemVid UclkLevel MemSocVoltageIndex NumMemoryChannels MemoryChannelWidth CksEnable CksVidOffset PspLevelMap LclkDid paddingLinkDpm OverrideBtcGbCksOn OverrideAvfsGbCksOn PaddingAvfs8 BtcGbVdroopTableCksOn BtcGbVdroopTableCksOff AvfsGbCksOn AvfsGbCksOff StaticVoltageOffsetVid AConstant DpmLevelPowerDelta EnableBoostState AConstant_Shift DC_tol_sigma_Shift PSM_Age_CompFactor_Shift BoostStartTemperature BoostStopTemperature GfxBoostState AcgEnable AcgBtcGbVdroopTable AcgAvfsGb AcgFreqTable AcBtcGbCksOn AcBtcGbCksOff AvfsTable_t AvfsEn AvfsVersion VFT0_m1 VFT0_m2 VFT0_b VFT1_m1 VFT1_m2 VFT1_b VFT2_m1 VFT2_m2 VFT2_b AvfsGb0_m1 AvfsGb0_m2 AvfsGb0_b AcBtcGb_m1 AcBtcGb_m2 AcBtcGb_b AvfsTempCold AvfsTempMid AvfsTempHot P2V_m1 P2V_m2 P2V_b P2VCharzFreq smu_features smu_feature_id smu_feature_bitmap vega10_performance_level gfx_clock mem_clock vega10_bacos baco_flags vega10_uvd_clocks vega10_vce_clocks vega10_power_state vega10_dpm_level vega10_dpm_state soft_min_level soft_max_level hard_min_level hard_max_level vega10_single_dpm_table dpm_state vega10_dpm_table mem_table vega10_leakage_voltage vega10_display_timing vega10_dpmlevel_enable_mask vega10_vbios_boot_state bsoc_vddc_lock vega10_smc_state_table soc_boot_level gfx_boot_level dcef_boot_level mem_boot_level gfx_max_level mem_max_level soc_max_level vr_hot_gpio ac_dc_gpio therm_out_gpio therm_out_polarity therm_out_mode water_marks_table avfs_table avfs_fuse_override_table vega10_mclk_latency_entries vega10_mclk_latency_table vega10_registry_data ac_dc_switch_gpio_support avfs_support cac_support clock_stretcher_support db_ramping_support didt_mode didt_support edc_didt_support dynamic_state_patching_support force_dpm_high fuzzy_fan_control_support long_idle_baco_support od_state_in_dc_support pcieLaneOverride pcieSpeedOverride pcieClockOverride dcefclk_dpm_key_disabled power_containment_support ppt_support prefetcher_dpm_key_disabled quick_transition_support regulator_hot_gpio_support sclk_deep_sleep_support sclk_from_vbios sclk_throttle_low_notification show_baco_dbg_info skip_baco_hardware socclk_dpm_key_disabled spll_shutdown_support sq_ramping_support stable_pstate_sclk_dpm_percentage tcp_ramping_support tdc_support td_ramping_support dbr_ramping_support gc_didt_support psm_didt_support thermal_out_gpio_support thermal_support fw_ctf_enabled fan_control_support ulps_support ulv_support odn_feature_enable disable_water_mark zrpm_stop_temp zrpm_start_temp led_dpm_enabled vr0hot_enabled vr1hot_enabled vega10_odn_clock_voltage_dependency_table vega10_odn_vddc_lookup_table vega10_odn_dpm_table vega10_odn_fan_table target_fan_speed target_temperature min_performance_clock min_fan_limit vega10_hwmgr registry_data vddc_control water_marks_bitmap bacos odn_fan_table need_update_dpm_table total_active_cus debug_settings lowest_uclk_reserved_for_ulv gfxclk_average_alpha socclk_average_alpha uclk_average_alpha gfx_activity_average_alpha display_voltage_mode dcef_clk_quad_eqn_a dcef_clk_quad_eqn_b dcef_clk_quad_eqn_c disp_clk_quad_eqn_a disp_clk_quad_eqn_b disp_clk_quad_eqn_c pixel_clk_quad_eqn_a pixel_clk_quad_eqn_b pixel_clk_quad_eqn_c phy_clk_quad_eqn_a phy_clk_quad_eqn_b phy_clk_quad_eqn_c config_telemetry acg_loop_state mem_channels custom_profile_mode phm_fuses_default CLK_SMNCLK CLK_SOCCLK CLK_MP0CLK CLK_MP1CLK CLK_LCLK CLK_DCEFCLK CLK_VCLK CLK_DCLK CLK_ECLK CLK_UCLK CLK_GFXCLK CLK_COUNT new_ppfeature_masks eclock current_eclk_did current_soc_vol current_mem_vid current_memclk_level current_mem_soc_vind current_soc_did current_vol_index current_gfxclk_level acg_freq vol_table vega10_didt_config_reg_type VEGA10_CONFIGREG_DIDT VEGA10_CONFIGREG_GCCAC VEGA10_CONFIGREG_SECAC vega10_didt_config_reg config_regs DcefClocks smu10_dpm_entry smu10_power_level vddc_index ds_divider_index ss_divider_index allow_gnb_slow force_nbp_state num_simd_to_powerdown smu10_uvd_clocks pp_disable_nbpslo_flags smu10_pstate_previous_action smu10_power_state dpm0_pg_nbps_low dpm0_pg_nbps_high dpm_x_nbps_low dpm_x_nbps_high nbpslo_flags smu10_display_phy_info_entry active_num_of_lanes smu10_system_info smu10_mclk_latency_entries smu10_mclk_latency_table smu10_clock_voltage_dependency_record vol smu10_voltage_dependency_table smu10_clock_voltage_information vdd_dep_on_fclk vdd_dep_on_dppclk smu10_hwmgr disable_smu_acp_s3_handshake disable_notify_smu_vpu_recovery in_vpu_recovery pg_acp_init enable_bapm_feature ulTotalActiveCUs isp_tileA_power_gated isp_tileB_power_gated isp_actual_hard_min_freq soc_actual_hard_min_freq dcf_actual_hard_min_freq f_actual_hard_min_freq fabric_actual_soft_min_freq vclk_soft_min dclk_soft_min gfx_actual_soft_min_freq gfx_min_freq_limit gfx_max_freq_limit vcn_power_gated vcn_dpg_mode gfx_off_controled_by_driver water_marks_exist clock_vol_info need_min_deep_sleep_dcefclk deep_sleep_dcefclk num_active_display fine_grain_enabled num_entry pclk_dependency_table new_ps label_id state_id SocketPowerLimitAc0 SocketPowerLimitAc0Tau SocketPowerLimitAc1 SocketPowerLimitAc1Tau SocketPowerLimitAc2 SocketPowerLimitAc2Tau SocketPowerLimitAc3 SocketPowerLimitAc3Tau MemoryOnPackage padding8_limits LoadLine_padding FreqTableEclk CksEnableFreq Padding789 CksVoltageOffset AcgThresholdFreqHigh AcgThresholdFreqLow Padding8_Uclk dBtcGbGfxCksOn dBtcGbGfxCksOff dBtcGbGfxAcg qAgingGbGfx qAgingGbSoc qStaticVoltageOffsetGfx qStaticVoltageOffsetSoc DcTolGfx DcTolSoc DcBtcGfxEnabled DcBtcSocEnabled DcBtcGfxMin DcBtcGfxMax DcBtcSocMin DcBtcSocMax VrSensorPresent LiquidSensorPresent SocclkSpreadEnabled AcgGfxclkSpreadEnabled AcgGfxclkSpreadPercent AcgGfxclkSpreadFreq phm_ppt_v3_information uc_thermal_controller_type us_small_power_limit1 us_small_power_limit2 us_boost_power_limit us_od_turbo_power_limit us_od_powersave_power_limit us_software_shutdown_temp power_saving_clock_max power_saving_clock_min od_feature_capabilities od_settings_max od_settings_min ATOM_VEGA12_ODSETTING_ID ATOM_VEGA12_ODSETTING_GFXCLKFMAX ATOM_VEGA12_ODSETTING_GFXCLKFMIN ATOM_VEGA12_ODSETTING_VDDGFXCURVEFREQ_P1 ATOM_VEGA12_ODSETTING_VDDGFXCURVEVOLTAGEOFFSET_P1 ATOM_VEGA12_ODSETTING_VDDGFXCURVEFREQ_P2 ATOM_VEGA12_ODSETTING_VDDGFXCURVEVOLTAGEOFFSET_P2 ATOM_VEGA12_ODSETTING_VDDGFXCURVEFREQ_P3 ATOM_VEGA12_ODSETTING_VDDGFXCURVEVOLTAGEOFFSET_P3 ATOM_VEGA12_ODSETTING_UCLKFMAX ATOM_VEGA12_ODSETTING_POWERPERCENTAGE ATOM_VEGA12_ODSETTING_FANRPMMIN ATOM_VEGA12_ODSETTING_FANRPMACOUSTICLIMIT ATOM_VEGA12_ODSETTING_FANTARGETTEMPERATURE ATOM_VEGA12_ODSETTING_OPERATINGTEMPMAX ATOM_VEGA12_ODSETTING_COUNT ATOM_VEGA12_PPCLOCK_ID ATOM_VEGA12_PPCLOCK_GFXCLK ATOM_VEGA12_PPCLOCK_VCLK ATOM_VEGA12_PPCLOCK_DCLK ATOM_VEGA12_PPCLOCK_ECLK ATOM_VEGA12_PPCLOCK_SOCCLK ATOM_VEGA12_PPCLOCK_UCLK ATOM_VEGA12_PPCLOCK_DCEFCLK ATOM_VEGA12_PPCLOCK_DISPCLK ATOM_VEGA12_PPCLOCK_PIXCLK ATOM_VEGA12_PPCLOCK_PHYCLK ATOM_VEGA12_PPCLOCK_COUNT _ATOM_VEGA12_POWERPLAYTABLE ucThermalControllerType usSmallPowerLimit1 usSmallPowerLimit2 usODTurboPowerLimit usODPowerSavePowerLimit PowerSavingClockMax PowerSavingClockMin ODSettingsMax ODSettingsMin smcPPTable ATOM_Vega12_POWERPLAYTABLE ppsmc_pptable gpu_metrics_v1_0 PPCLK_e GfxclkOffsetVolt1 GfxclkOffsetVolt2 GfxclkOffsetVolt3 CurrSocketPower TemperatureLiquid avgPsmCount minPsmCount avgPsmVoltage minPsmVoltage AvfsDebugTable_t OverrideVFT OverrideTemperatures OverrideVInversion OverrideP2V OverrideP2VCharzFreq GfxVInversion SocVInversion Soc_UseRlcBusy vega12_dpm_level vega12_dpm_state vega12_single_dpm_table vega12_odn_dpm_control vega12_pcie_table vega12_dpm_table vega12_leakage_voltage vega12_display_timing vega12_dpmlevel_enable_mask vega12_vbios_boot_state uc_cooling_id dclock vega12_smc_state_table avfs_debug_table smu_metrics driver_smu_config dpm_activity_monitor_coeffint vega12_mclk_latency_entries vega12_mclk_latency_table vega12_registry_data disallowed_features acg_loop_support pcie_lane_override pcie_speed_override pcie_clock_override master_deep_sleep_support gfx_clk_deep_sleep_support lclk_deep_sleep_support dce_fclk_deep_sleep_support disable_workload_policy force_workload_policy_mask disable_3d_fs_detection disable_pp_tuning disable_xlpp_tuning perf_ui_tuning_profile_turbo perf_ui_tuning_profile_powerSave perf_ui_tuning_profile_xl fps_support vr0hot vr1hot disable_auto_wattman auto_wattman_debug auto_wattman_sample_period auto_wattman_threshold log_avfs_param enable_enginess custom_fan_support disable_pcc_limit_control vega12_odn_clock_voltage_dependency_table vega12_odn_dpm_table control_gfxclk_state control_memclk_state vdd_dependency_on_socclk vega12_odn_fan_table force_fan_pwm vega12_clock_range ACMax ACMin DCMax vega12_hwmgr avfs_exist apply_overdrive_next_settings_mask clk_range gfxoff_controlled_by_driver activity_percent mclk_freq gfx_freq watermark_row_generic_t vi_dpm_level vi_dpm_table wt_table wm_with_clock_ranges allowed_dep_table boot_level pcie_lanes max_vol_steps indirect_port original_data pptable_info_array pptable_array od_setting_count power_saving_clock_count ThermalThrottler I2cSpeed Tvr_SocLimit XgmiUclkFreq XgmiSocclkFreq padding16_Fan Padding32 smudpm_i2ccontrollerconfig_t slaveaddress controllerport controllername thermalthrottler i2cprotocol i2cspeed atom_smc_dpm_info_v4_4 ATOM_VEGA20_ODFEATURE_ID ATOM_VEGA20_ODFEATURE_GFXCLK_LIMITS ATOM_VEGA20_ODFEATURE_GFXCLK_CURVE ATOM_VEGA20_ODFEATURE_UCLK_MAX ATOM_VEGA20_ODFEATURE_POWER_LIMIT ATOM_VEGA20_ODFEATURE_FAN_ACOUSTIC_LIMIT ATOM_VEGA20_ODFEATURE_FAN_SPEED_MIN ATOM_VEGA20_ODFEATURE_TEMPERATURE_FAN ATOM_VEGA20_ODFEATURE_TEMPERATURE_SYSTEM ATOM_VEGA20_ODFEATURE_MEMORY_TIMING_TUNE ATOM_VEGA20_ODFEATURE_FAN_ZERO_RPM_CONTROL ATOM_VEGA20_ODFEATURE_COUNT ATOM_VEGA20_ODSETTING_ID ATOM_VEGA20_ODSETTING_GFXCLKFMAX ATOM_VEGA20_ODSETTING_GFXCLKFMIN ATOM_VEGA20_ODSETTING_VDDGFXCURVEFREQ_P1 ATOM_VEGA20_ODSETTING_VDDGFXCURVEVOLTAGEOFFSET_P1 ATOM_VEGA20_ODSETTING_VDDGFXCURVEFREQ_P2 ATOM_VEGA20_ODSETTING_VDDGFXCURVEVOLTAGEOFFSET_P2 ATOM_VEGA20_ODSETTING_VDDGFXCURVEFREQ_P3 ATOM_VEGA20_ODSETTING_VDDGFXCURVEVOLTAGEOFFSET_P3 ATOM_VEGA20_ODSETTING_UCLKFMAX ATOM_VEGA20_ODSETTING_POWERPERCENTAGE ATOM_VEGA20_ODSETTING_FANRPMMIN ATOM_VEGA20_ODSETTING_FANRPMACOUSTICLIMIT ATOM_VEGA20_ODSETTING_FANTARGETTEMPERATURE ATOM_VEGA20_ODSETTING_OPERATINGTEMPMAX ATOM_VEGA20_ODSETTING_COUNT _ATOM_VEGA20_OVERDRIVE8_RECORD ucODTableRevision ODFeatureCount ODFeatureCapabilities ODSettingCount ATOM_VEGA20_OVERDRIVE8_RECORD ATOM_VEGA20_PPCLOCK_ID ATOM_VEGA20_PPCLOCK_GFXCLK ATOM_VEGA20_PPCLOCK_VCLK ATOM_VEGA20_PPCLOCK_DCLK ATOM_VEGA20_PPCLOCK_ECLK ATOM_VEGA20_PPCLOCK_SOCCLK ATOM_VEGA20_PPCLOCK_UCLK ATOM_VEGA20_PPCLOCK_FCLK ATOM_VEGA20_PPCLOCK_DCEFCLK ATOM_VEGA20_PPCLOCK_DISPCLK ATOM_VEGA20_PPCLOCK_PIXCLK ATOM_VEGA20_PPCLOCK_PHYCLK ATOM_VEGA20_PPCLOCK_COUNT _ATOM_VEGA20_POWER_SAVING_CLOCK_RECORD PowerSavingClockCount ATOM_VEGA20_POWER_SAVING_CLOCK_RECORD _ATOM_VEGA20_POWERPLAYTABLE PowerSavingClockTable OverDrive8Table ATOM_Vega20_POWERPLAYTABLE avgScsPsmCount minScsPsmCount avgScsPsmVoltage minScsPsmVoltage Fclk_UseRlcBusy PP_Clock vega20_bacos vega20_dpm_level vega20_max_sustainable_clocks vega20_dpm_state vega20_single_dpm_table vega20_odn_dpm_control vega20_pcie_table vega20_dpm_table vega20_leakage_voltage vega20_display_timing vega20_dpmlevel_enable_mask vega20_vbios_boot_state fclock vega20_smc_state_table vega20_mclk_latency_entries vega20_mclk_latency_table vega20_registry_data od8_feature_enable fclk_gfxclk_ratio vega20_odn_clock_voltage_dependency_table vega20_odn_dpm_table vega20_odn_fan_table vega20_odn_temp_table target_operating_temp default_target_operating_temp operating_temp_min_limit operating_temp_max_limit operating_temp_step vega20_odn_data overdrive_next_state overdrive_next_capabilities odn_sclk_dpm_enable_mask odn_mclk_dpm_enable_mask odn_temp_table OD8_FEATURE_ID OD8_GFXCLK_LIMITS OD8_GFXCLK_CURVE OD8_UCLK_MAX OD8_POWER_LIMIT OD8_ACOUSTIC_LIMIT_SCLK OD8_FAN_SPEED_MIN OD8_TEMPERATURE_FAN OD8_TEMPERATURE_SYSTEM OD8_MEMORY_TIMING_TUNE OD8_FAN_ZERO_RPM_CONTROL vega20_od8_single_setting feature_id current_value vega20_od8_settings overdrive8_capabilities od8_settings_array vega20_hwmgr odn_data gfxclk_overdrive memclk_overdrive od8_settings gfxoff_allowed counter_gfxoff pcie_parameters_override pcie_gen_level1 pcie_width_level1 is_custom_profile_set tdp_percentage_adjustment tdp_absolute_value_adjustment baco_cmd_type CMD_WRITE CMD_READMODIFYWRITE CMD_WAITFOR CMD_DELAY_MS CMD_DELAY_US baco_cmd_entry soc15_baco_cmd_entry ppfeature_masks power_type _ATOM_POWERMODE_INFO ulMiscInfo usEngineClock usMemoryClock ucVoltageDropIndex ucSelectedPanel_RefreshRate ucNumPciELanes ATOM_POWERMODE_INFO _ATOM_POWERMODE_INFO_V2 ulMiscInfo2 ulEngineClock ATOM_POWERMODE_INFO_V2 _ATOM_POWERMODE_INFO_V3 ucVDDCI_VoltageDropIndex ATOM_POWERMODE_INFO_V3 _ATOM_POWERPLAY_INFO ucOverdriveThermalController ucOverdriveI2cLine ucOverdriveIntBitmap ucOverdriveControllerAddress ucSizeOfPowerModeEntry ucNumOfPowerModeEntries asPowerPlayInfo _ATOM_POWERPLAY_INFO_V2 _ATOM_POWERPLAY_INFO_V3 power_info pplib pplib2 pplib3 pplib4 pplib5 fan_info fan2 fan3 amdgpu_table atom_table pp_smu_status PP_SMU_RESULT_UNDEFINED PP_SMU_RESULT_OK PP_SMU_RESULT_FAIL PP_SMU_RESULT_UNSUPPORTED policy_level PP_HWMON_TEMP PP_TEMP_EDGE PP_TEMP_JUNCTION PP_TEMP_MEM PP_TEMP_MAX cg_flag_name amdgpu_device_attr_flags ATTR_FLAG_BASIC ATTR_FLAG_ONEVF amdgpu_device_attr_states ATTR_STATE_UNSUPPORTED ATTR_STATE_SUPPORTED amdgpu_device_attr_id device_attr_id__unknown device_attr_id__power_dpm_state device_attr_id__power_dpm_force_performance_level device_attr_id__pp_num_states device_attr_id__pp_cur_state device_attr_id__pp_force_state device_attr_id__pp_table device_attr_id__pp_dpm_sclk device_attr_id__pp_dpm_mclk device_attr_id__pp_dpm_socclk device_attr_id__pp_dpm_fclk device_attr_id__pp_dpm_vclk device_attr_id__pp_dpm_vclk1 device_attr_id__pp_dpm_dclk device_attr_id__pp_dpm_dclk1 device_attr_id__pp_dpm_dcefclk device_attr_id__pp_dpm_pcie device_attr_id__pp_sclk_od device_attr_id__pp_mclk_od device_attr_id__pp_power_profile_mode device_attr_id__pp_od_clk_voltage device_attr_id__gpu_busy_percent device_attr_id__mem_busy_percent device_attr_id__vcn_busy_percent device_attr_id__pcie_bw device_attr_id__pp_features device_attr_id__unique_id device_attr_id__thermal_throttling_logging device_attr_id__apu_thermal_cap device_attr_id__gpu_metrics device_attr_id__smartshift_apu_power device_attr_id__smartshift_dgpu_power device_attr_id__smartshift_bias device_attr_id__pm_metrics device_attr_id__count amdgpu_device_attr attr_id amdgpu_device_attr_entry sensor_device_attribute od_attribute od_kobj od_feature_ops od_feature_item od_feature_container sub_feature od_feature_set amdgpu_pm_policy_attr cmd_type num_of_params attr_list drm_mode_rect transmit_queue transmit_queue_sz transmitting transmit_in_progress transmit_in_progress_aborted xfer_timeout_ms kthread_config config_completion kthread_waitq available_log_addrs needs_hpd is_claiming_log_addrs is_configuring must_reconfigure is_configured cec_pin_is_high adap_controls_phys_addr last_initiator monitor_all_cnt monitor_pin_cnt follower_cnt cec_follower cec_initiator log_addrs tx_timeout_cnt tx_low_drive_cnt tx_error_cnt tx_arb_lost_cnt tx_low_drive_log_cnt tx_error_log_cnt cec_dir input_phys DC_FEATURE_MASK DC_FBC_MASK DC_MULTI_MON_PP_MCLK_SWITCH_MASK DC_DISABLE_FRACTIONAL_PWM_MASK DC_PSR_MASK DC_EDP_NO_POWER_SEQUENCING DC_DISABLE_LTTPR_DP1_4A DC_DISABLE_LTTPR_DP2_0 DC_PSR_ALLOW_SMU_OPT DC_PSR_ALLOW_MULTI_DISP_OPT DC_REPLAY_MASK DC_DEBUG_MASK DC_DISABLE_PIPE_SPLIT DC_DISABLE_STUTTER DC_DISABLE_DSC DC_DISABLE_CLOCK_GATING DC_DISABLE_PSR DC_FORCE_SUBVP_MCLK_SWITCH DC_DISABLE_MPO DC_ENABLE_DPIA_TRACE DC_ENABLE_DML2 DC_DISABLE_PSR_SU DC_DISABLE_REPLAY DC_DISABLE_IPS DC_DISABLE_IPS_DYNAMIC DC_DISABLE_IPS2_DYNAMIC DC_FORCE_IPS_ENABLE DC_DISABLE_ACPI_EDID DC_DISABLE_HDMI_CEC DC_DISABLE_SUBVP DC_DISABLE_CUSTOM_BRIGHTNESS_CURVE DC_HDCP_LC_FORCE_FW_ENABLE DC_HDCP_LC_ENABLE_SW_FALLBACK IRQ_TYPE_PFLIP IRQ_TYPE_VUPDATE IRQ_TYPE_VBLANK IRQ_TYPE_VLINE0 IRQ_TYPE_VLINE1 IRQ_TYPE_VLINE2 IRQ_TYPE_DCUNDERFLOW dc_interrupt_context INTERRUPT_LOW_IRQ_CONTEXT INTERRUPT_HIGH_IRQ_CONTEXT INTERRUPT_CONTEXT_NUMBER dc_interrupt_polarity INTERRUPT_POLARITY_DEFAULT INTERRUPT_POLARITY_LOW INTERRUPT_POLARITY_HIGH INTERRUPT_POLARITY_BOTH dc_interrupt_params requested_polarity current_polarity int_context aux_payload i2c_over_aux mot write_status_update defer_delay i2c_payload i2c_command_engine I2C_COMMAND_ENGINE_DEFAULT I2C_COMMAND_ENGINE_SW I2C_COMMAND_ENGINE_HW i2c_command payloads number_of_payloads remote_sinks local_sink link_index connector_signal irq_source_hpd irq_source_hpd_rx is_hpd_filter_disabled dp_ss_off link_state_valid aux_access_disabled sync_lt_in_progress skip_stream_reenable is_internal_display is_dig_mapping_flexible hpd_status is_hpd_pending skip_fallback_on_link_loss edp_sink_present dp_trace reported_link_cap verified_link_cap cur_link_settings cur_lane_setting preferred_link_setting preferred_training_settings audio_test_data ddc_hw_inst hpd_src link_enc_hw_inst eng_id dpia_preferred_eng_id test_pattern_enabled current_test_pattern pending_test_pattern compliance_test_state aux_mode panel_cntl link_enc ddi_channel_mapping dpcd_caps dongle_max_pix_clk chip_caps dpcd_sink_count hdcp_caps edp_revision psr_settings replay_settings bios_forced_drive_settings vendor_specific_lttpr_link_rate_wa apply_vendor_specific_lttpr_link_rate_wa wa_flags forced_dp_ffe_preset mst_stream_alloc_table dprx_states hpd_gpio fec_state link_powered_externally panel_config phy_transition_bitmask dpia_bw_alloc_config skip_implict_edp_power_control backlight_control_type dc_link_rate LINK_RATE_UNKNOWN LINK_RATE_LOW LINK_RATE_RATE_2 LINK_RATE_RATE_3 LINK_RATE_HIGH LINK_RATE_RBR2 LINK_RATE_RATE_6 LINK_RATE_HIGH2 LINK_RATE_RATE_8 LINK_RATE_HIGH3 LINK_RATE_UHBR10 LINK_RATE_UHBR13_5 LINK_RATE_UHBR20 dc_link_spread LINK_SPREAD_DISABLED LINK_SPREAD_05_DOWNSPREAD_30KHZ LINK_SPREAD_05_DOWNSPREAD_33KHZ dc_voltage_swing VOLTAGE_SWING_LEVEL0 VOLTAGE_SWING_LEVEL1 VOLTAGE_SWING_LEVEL2 VOLTAGE_SWING_LEVEL3 VOLTAGE_SWING_MAX_LEVEL dc_pre_emphasis PRE_EMPHASIS_DISABLED PRE_EMPHASIS_LEVEL1 PRE_EMPHASIS_LEVEL2 PRE_EMPHASIS_LEVEL3 PRE_EMPHASIS_MAX_LEVEL dc_post_cursor2 POST_CURSOR2_DISABLED POST_CURSOR2_LEVEL1 POST_CURSOR2_LEVEL2 POST_CURSOR2_LEVEL3 POST_CURSOR2_MAX_LEVEL dc_dp_training_pattern DP_TRAINING_PATTERN_SEQUENCE_1 DP_TRAINING_PATTERN_SEQUENCE_2 DP_TRAINING_PATTERN_SEQUENCE_3 DP_TRAINING_PATTERN_SEQUENCE_4 DP_TRAINING_PATTERN_VIDEOIDLE DP_128b_132b_TPS1 DP_128b_132b_TPS2 DP_128b_132b_TPS2_CDS dp_link_encoding DP_UNKNOWN_ENCODING DP_8b_10b_ENCODING DP_128b_132b_ENCODING dc_link_settings link_spread use_link_rate_set link_rate_set no_preshoot no_deemphasis method2 dc_dp_ffe_preset dc_lane_settings VOLTAGE_SWING PRE_EMPHASIS POST_CURSOR2 FFE_PRESET dc_link_training_overrides voltage_swing pre_emphasis post_cursor2 ffe_preset cr_pattern_time eq_pattern_time pattern_for_cr pattern_for_eq downspread alternate_scrambler_reset enhanced_framing mst_enable fec_enable MINOR MAJOR MAX_LANE_COUNT POST_LT_ADJ_REQ_SUPPORTED TPS3_SUPPORTED ENHANCED_FRAME_CAP max_lane_count MAX_DOWN_SPREAD NO_AUX_HANDSHAKE_LINK_TRAINING TPS4_SUPPORTED max_down_spread CR_DONE_0 CHANNEL_EQ_DONE_0 SYMBOL_LOCKED_0 RESERVED0 CR_DONE_1 CHANNEL_EQ_DONE_1 SYMBOL_LOCKED_1 RESERVED_1 lane_status REMOTE_CONTROL_CMD_PENDING AUTOMATED_TEST CP_IRQ MCCS_IRQ DOWN_REP_MSG_RDY UP_REQ_MSG_RDY SINK_SPECIFIC device_service_irq SINK_COUNT CPREADY INTERLANE_ALIGN_DONE POST_LT_ADJ_REQ_IN_PROGRESS EQ_INTERLANE_ALIGN_DONE_128b_132b CDS_INTERLANE_ALIGN_DONE_128b_132b LT_FAILED_128b_132b DOWNSTREAM_PORT_STATUS_CHANGED LINK_STATUS_UPDATED lane_align_status_updated DP_LINK_RX_CAP_CHANGED DP_LINK_STATUS_CHANGED DP_LINK_STREAM_STATUS_CHANGED DP_LINK_HDMI_LINK_STATUS_CHANGED DP_LINK_CONNECTED_OFF_ENTRY_REQUESTED DP_LINK_TUNNELING_IRQ link_service_irq_vector_esi0 VOLTAGE_SWING_SET MAX_SWING_REACHED PRE_EMPHASIS_SET MAX_PRE_EMPHASIS_REACHED PRESET_VALUE dpcd_training_lane tx_ffe RX_PORT0_STATUS RX_PORT1_STATUS sink_status sink_cnt lane01_status lane23_status lane_status_updated link_service_irq_esi0 hpd_irq_data ieee_oui ieee_device_id ieee_hw_rev ieee_fw_rev dpcd_ieee_vendor_signature dpcd_vendor_signature is_valid GTC_CAP SST_SPLIT_SDP_CAP AV_SYNC_CAP VSC_SDP_COLORIMETRY_SUPPORTED VSC_EXT_VESA_SDP_SUPPORTED VSC_EXT_VESA_SDP_CHAINING_SUPPORTED VSC_EXT_CEA_SDP_SUPPORTED VSC_EXT_CEA_SDP_CHAINING_SUPPORTED dprx_feature ACK NO_ACK EDID_CHECKSUM_WRITE test_response STEREO_3D_RUNNING dp_audio_test_data_flags test_requested disable_video dp_audio_test_data pattern_type pattern_period FEC_CAPABLE UNCORRECTED_BLOCK_ERROR_COUNT_CAPABLE CORRECTED_BLOCK_ERROR_COUNT_CAPABLE BIT_ERROR_COUNT_CAPABLE PARITY_BLOCK_ERROR_COUNT_CAPABLE ARITY_BIT_ERROR_COUNT_CAPABLE FEC_RUNNING_INDICATOR_SUPPORTED FEC_ERROR_REPORTING_POLICY_SUPPORTED dpcd_fec_capability dpcd_dsc_support DSC_SUPPORT DSC_PASSTHROUGH_SUPPORT dpcd_dsc_algorithm_revision DSC_VERSION_MAJOR DSC_VERSION_MINOR dpcd_dsc_rc_buffer_block_size RC_BLOCK_BUFFER_SIZE dpcd_dsc_slice_capability1 ONE_SLICE_PER_DP_DSC_SINK_DEVICE TWO_SLICES_PER_DP_DSC_SINK_DEVICE FOUR_SLICES_PER_DP_DSC_SINK_DEVICE SIX_SLICES_PER_DP_DSC_SINK_DEVICE EIGHT_SLICES_PER_DP_DSC_SINK_DEVICE TEN_SLICES_PER_DP_DSC_SINK_DEVICE TWELVE_SLICES_PER_DP_DSC_SINK_DEVICE dpcd_dsc_line_buffer_bit_depth LINE_BUFFER_BIT_DEPTH dpcd_dsc_block_prediction_support BLOCK_PREDICTION_SUPPORT dpcd_maximum_bits_per_pixel_supported_by_the_decompressor MAXIMUM_BITS_PER_PIXEL_SUPPORTED_BY_THE_DECOMPRESSOR_LOW MAXIMUM_BITS_PER_PIXEL_SUPPORTED_BY_THE_DECOMPRESSOR_HIGH dpcd_dsc_decoder_color_format_capabilities RGB_SUPPORT Y_CB_CR_444_SUPPORT Y_CB_CR_SIMPLE_422_SUPPORT Y_CB_CR_NATIVE_422_SUPPORT Y_CB_CR_NATIVE_420_SUPPORT dpcd_dsc_decoder_color_depth_capabilities EIGHT_BITS_PER_COLOR_SUPPORT TEN_BITS_PER_COLOR_SUPPORT TWELVE_BITS_PER_COLOR_SUPPORT RESERVED1 dpcd_peak_dsc_throughput_dsc_sink THROUGHPUT_MODE_0 THROUGHPUT_MODE_1 dpcd_dsc_slice_capabilities_2 SIXTEEN_SLICES_PER_DSC_SINK_DEVICE TWENTY_SLICES_PER_DSC_SINK_DEVICE TWENTYFOUR_SLICES_PER_DSC_SINK_DEVICE dpcd_bits_per_pixel_increment INCREMENT_OF_BITS_PER_PIXEL_SUPPORTED dsc_support dsc_algorithm_revision dsc_rc_buffer_block_size dsc_rc_buffer_size dsc_slice_capabilities_1 dsc_line_buffer_bit_depth dsc_block_prediction_support maximum_bits_per_pixel_supported_by_the_decompressor dsc_decoder_color_format_capabilities dsc_decoder_color_depth_capabilities peak_dsc_throughput_dsc_sink dsc_maximum_slice_width dsc_slice_capabilities_2 bits_per_pixel_increment dpcd_dsc_basic_capabilities BRANCH_OVERALL_THROUGHPUT_0 BRANCH_OVERALL_THROUGHPUT_1 BRANCH_MAX_LINE_WIDTH dpcd_dsc_branch_decoder_capabilities dpcd_dsc_capabilities dsc_basic_caps dsc_branch_decoder_caps ADAPTIVE_SYNC_SDP_SUPPORT AS_SDP_FIRST_HALF_LINE_OR_3840_PIXEL_CYCLE_WINDOW_NOT_SUPPORTED VSC_EXT_SDP_VER1_SUPPORT dpcd_dprx_feature_enumeration_list_cont_1 adaptive_sync_caps dp_adap_sync_caps dp_tunneling panel_replay_tun_opt dpia_bw_alloc dp_tun_cap_support dpia_num dpia_info dpcd_usb4_dp_tunneling_info dp_tun_cap usb4_driver_id usb4_topology_id DP_8b_10b_SUPPORTED DP_128b_132b_SUPPORTED dp_main_line_channel_coding_cap dp_main_link_channel_coding_lttpr_cap UHBR10 UHBR20 UHBR13_5 dp_128b_132b_supported_link_rates dp_128b_132b_supported_lttpr_link_rates AUX_LESS_ALPM_SUPPORTED dp_alpm_lttpr_cap dp_1024x768_60Hz_24bpp_support dp_1280x720_60Hz_24bpp_support dp_1920x1080_60Hz_24bpp_support dp_sink_video_fallback_formats LOCAL_EDID_PRESENT ASSOCIATED_TO_PRECEDING_PORT HBLANK_EXPANSION_CAPABLE BUFFER_SIZE_UNIT BUFFER_SIZE_PER_PORT HBLANK_REDUCTION_CAPABLE RESERVED2 BUFFER_SIZE dp_receive_port0_cap max_uncompressed_pixel_rate_cap dpcd_max_uncompressed_pixel_rate_cap AGGREGATED_ERROR_COUNTERS_CAPABLE dp_fec_capability1 UHBR10_20_CAPABILITY UHBR13_5_CAPABILITY CABLE_TYPE dp_cable_id dp_color_depth_caps support_6bpc support_8bpc support_10bpc support_12bpc support_16bpc dp_encoding_format_caps support_rgb support_ycbcr444 support_ycbcr422 support_ycbcr420 AUX_WAKE_ALPM_CAP PM_STATE_2A_SUPPORT AUX_LESS_ALPM_CAP edp_alpm_caps LINK_TRAINING_ON_EXIT_NOT_REQUIRED PSR_SETUP_TIME Y_COORDINATE_REQUIRED SU_GRANULARITY_REQUIRED FRAME_SYNC_IS_NOT_NEEDED_FOR_SU edp_psr_dpcd_caps edp_psr_info psr_version psr_dpcd_caps psr2_su_y_granularity_cap force_psrsu_cap replay_info pixel_deviation_per_line max_deviation_line cable_id_written dc_lttpr_caps phy_repeater_cnt max_ext_timeout main_link_channel_coding supported_128b_132b_rates alpm aux_rd_interval lttpr_ieee_oui lttpr_device_id dc_dongle_dfp_cap_ext max_pixel_rate_in_mps max_video_h_active_width max_video_v_active_height encoding_format_caps rgb_color_depth_caps ycbcr444_color_depth_caps ycbcr422_color_depth_caps ycbcr420_color_depth_caps dc_dongle_caps extendedCapValid is_dp_hdmi_s3d_converter is_dp_hdmi_ycbcr422_pass_through is_dp_hdmi_ycbcr420_pass_through is_dp_hdmi_ycbcr422_converter is_dp_hdmi_ycbcr420_converter dp_hdmi_max_bpc dp_hdmi_max_pixel_clk_in_khz dp_hdmi_frl_max_link_bw_in_kbps dp_hdmi_regulated_autonomous_mode_support dfp_cap_ext max_ln_count edp_supported_link_rates_count edp_supported_link_rates is_dongle_type_one is_branch_dev is_mst_capable dongle_caps sink_dev_id sink_dev_id_str sink_hw_revision sink_fw_revision branch_dev_id branch_dev_name branch_hw_revision branch_fw_revision branch_vendor_specific_data allow_invalid_MSA_timing_param panel_mode_edp dpcd_display_control_capable ext_receiver_cap_field_present set_power_state_capable_edp dynamic_backlight_capable_edp fec_cap dsc_caps lttpr_caps usb4_dp_tun_info channel_coding_cap fallback_formats fec_cap1 panel_luminance_control cable_id edp_rev alpm_caps psr_info edp_oled_emission_rate receive_port0_cap mso_cap_sst_links_supported dc_link_fec_state dc_link_fec_not_ready dc_link_fec_ready dc_link_fec_enabled edp_trace_power_timestamps poweron dp_trace_lt_counts link_training_result LINK_TRAINING_SUCCESS LINK_TRAINING_CR_FAIL_LANE0 LINK_TRAINING_CR_FAIL_LANE1 LINK_TRAINING_CR_FAIL_LANE23 LINK_TRAINING_EQ_FAIL_CR LINK_TRAINING_EQ_FAIL_CR_PARTIAL LINK_TRAINING_EQ_FAIL_EQ LINK_TRAINING_LQA_FAIL LINK_TRAINING_LINK_LOSS LINK_TRAINING_ABORT DP_128b_132b_LT_FAILED DP_128b_132b_MAX_LOOP_COUNT_REACHED DP_128b_132b_CHANNEL_EQ_DONE_TIMEOUT DP_128b_132b_CDS_DONE_TIMEOUT dp_trace_timestamps dp_trace_lt is_logged detect_lt_trace commit_lt_trace link_loss_count Manufacturer_OUI_1 Manufacturer_OUI_2 Manufacturer_OUI_3 hdmi_scdc_manufacturer_OUI_data Hardware_Minor_Rev Hardware_Major_Rev hdmi_scdc_device_id_data SIGNAL_TYPE_NONE SIGNAL_TYPE_DVI_SINGLE_LINK SIGNAL_TYPE_DVI_DUAL_LINK SIGNAL_TYPE_HDMI_TYPE_A SIGNAL_TYPE_LVDS SIGNAL_TYPE_RGB SIGNAL_TYPE_DISPLAY_PORT SIGNAL_TYPE_DISPLAY_PORT_MST SIGNAL_TYPE_EDP SIGNAL_TYPE_VIRTUAL low_part high_part large_integer quad_part dc_plane_addr_type PLN_ADDR_TYPE_GRAPHICS PLN_ADDR_TYPE_3DLUT PLN_ADDR_TYPE_GRPH_STEREO PLN_ADDR_TYPE_VIDEO_PROGRESSIVE PLN_ADDR_TYPE_RGBEA cursor_cache_addr meta_addr dcc_const_color left_addr left_meta_addr left_dcc_const_color right_addr right_meta_addr right_dcc_const_color left_alpha_addr left_alpha_meta_addr left_alpha_dcc_const_color right_alpha_addr right_alpha_meta_addr right_alpha_dcc_const_color luma_addr luma_meta_addr luma_dcc_const_color chroma_addr chroma_meta_addr chroma_dcc_const_color alpha_addr alpha_meta_addr alpha_dcc_const_color grph lut3d grph_stereo video_progressive rgbea dc_plane_address dc_size plane_size surface_pitch chroma_pitch surface_size chroma_size dc_plane_dcc_param meta_pitch independent_64b_blks dcc_ind_blk meta_pitch_c independent_64b_blks_c dcc_ind_blk_c surface_pixel_format SURFACE_PIXEL_FORMAT_GRPH_BEGIN SURFACE_PIXEL_FORMAT_GRPH_PALETA_256_COLORS SURFACE_PIXEL_FORMAT_GRPH_ARGB1555 SURFACE_PIXEL_FORMAT_GRPH_RGB565 SURFACE_PIXEL_FORMAT_GRPH_ARGB8888 SURFACE_PIXEL_FORMAT_GRPH_ABGR8888 SURFACE_PIXEL_FORMAT_GRPH_ARGB2101010 SURFACE_PIXEL_FORMAT_GRPH_ABGR2101010 SURFACE_PIXEL_FORMAT_GRPH_ABGR2101010_XR_BIAS SURFACE_PIXEL_FORMAT_GRPH_ARGB16161616 SURFACE_PIXEL_FORMAT_GRPH_ABGR16161616 SURFACE_PIXEL_FORMAT_GRPH_ARGB16161616F SURFACE_PIXEL_FORMAT_GRPH_ABGR16161616F SURFACE_PIXEL_FORMAT_GRPH_RGB111110_FIX SURFACE_PIXEL_FORMAT_GRPH_BGR101111_FIX SURFACE_PIXEL_FORMAT_GRPH_RGB111110_FLOAT SURFACE_PIXEL_FORMAT_GRPH_BGR101111_FLOAT SURFACE_PIXEL_FORMAT_GRPH_RGBE SURFACE_PIXEL_FORMAT_GRPH_RGBE_ALPHA SURFACE_PIXEL_FORMAT_VIDEO_BEGIN SURFACE_PIXEL_FORMAT_VIDEO_420_YCbCr SURFACE_PIXEL_FORMAT_VIDEO_420_YCrCb SURFACE_PIXEL_FORMAT_VIDEO_420_10bpc_YCbCr SURFACE_PIXEL_FORMAT_VIDEO_420_10bpc_YCrCb SURFACE_PIXEL_FORMAT_SUBSAMPLE_END SURFACE_PIXEL_FORMAT_VIDEO_ACrYCb2101010 SURFACE_PIXEL_FORMAT_VIDEO_CrYCbA1010102 SURFACE_PIXEL_FORMAT_VIDEO_AYCrCb8888 SURFACE_PIXEL_FORMAT_INVALID PIXEL_FORMAT_UNINITIALIZED PIXEL_FORMAT_INDEX8 PIXEL_FORMAT_RGB565 PIXEL_FORMAT_ARGB8888 PIXEL_FORMAT_ARGB2101010 PIXEL_FORMAT_ARGB2101010_XRBIAS PIXEL_FORMAT_FP16 PIXEL_FORMAT_420BPP8 PIXEL_FORMAT_420BPP10 PIXEL_FORMAT_INVALID PIXEL_FORMAT_GRPH_BEGIN PIXEL_FORMAT_GRPH_END PIXEL_FORMAT_VIDEO_BEGIN PIXEL_FORMAT_VIDEO_END PIXEL_FORMAT_UNKNOWN dc_flip_addrs flip_timestamp_in_us flip_immediate triplebuffer_flips dirty_rect_count dirty_rects tile_split_values DC_DISPLAY_MICRO_TILING DC_THIN_MICRO_TILING DC_DEPTH_MICRO_TILING DC_ROTATED_MICRO_TILING array_mode_values DC_ARRAY_LINEAR_GENERAL DC_ARRAY_LINEAR_ALLIGNED DC_ARRAY_1D_TILED_THIN1 DC_ARRAY_1D_TILED_THICK DC_ARRAY_2D_TILED_THIN1 DC_ARRAY_PRT_TILED_THIN1 DC_ARRAY_PRT_2D_TILED_THIN1 DC_ARRAY_2D_TILED_THICK DC_ARRAY_2D_TILED_X_THICK DC_ARRAY_PRT_TILED_THICK DC_ARRAY_PRT_2D_TILED_THICK DC_ARRAY_PRT_3D_TILED_THIN1 DC_ARRAY_3D_TILED_THIN1 DC_ARRAY_3D_TILED_THICK DC_ARRAY_3D_TILED_X_THICK DC_ARRAY_PRT_3D_TILED_THICK tile_mode_values DC_ADDR_SURF_MICRO_TILING_DISPLAY DC_ADDR_SURF_MICRO_TILING_NON_DISPLAY swizzle_mode_addr3_values DC_ADDR3_SW_LINEAR DC_ADDR3_SW_256B_2D DC_ADDR3_SW_4KB_2D DC_ADDR3_SW_64KB_2D DC_ADDR3_SW_256KB_2D DC_ADDR3_SW_4KB_3D DC_ADDR3_SW_64KB_3D DC_ADDR3_SW_256KB_3D DC_ADDR3_SW_MAX DC_ADDR3_SW_UNKNOWN bank_width bank_width_c bank_height bank_height_c tile_aspect tile_aspect_c tile_split tile_split_c tile_mode tile_mode_c pipe_config array_mode swizzle max_compressed_frags pipe_interleave shaderEnable meta_linear gfx8 gfx9 gfx_addr3 dc_tiling_info gfxversion dc_rotation_angle ROTATION_ANGLE_0 ROTATION_ANGLE_90 ROTATION_ANGLE_180 ROTATION_ANGLE_270 ROTATION_ANGLE_COUNT dc_scan_direction SCAN_DIRECTION_UNKNOWN SCAN_DIRECTION_HORIZONTAL SCAN_DIRECTION_VERTICAL dc_cursor_position x_hotspot y_hotspot translate_by_source dc_cursor_mi_param pixel_clk_khz ref_clk_khz viewport recout h_scale_ratio v_scale_ratio mirror sink_patches timing vrr_infopacket vsc_infopacket vsp_infopacket hfvsif_infopacket vtem_infopacket adaptive_sync_infopacket dsc_packed_pps audio_info dmdata_address use_dynamic_meta out_transfer_func gamut_remap_matrix csc_color_matrix output_color_space dither_option view_format use_vsc_sdp_for_colorimetry ignore_msa_timing_param allow_freesync vrr_active_variable freesync_on_desktop vrr_active_fixed converter_disable_audio qs_bit qy_bit abm_level periodic_interrupt bit_depth_params clamping phy_pix_clk dm_stream_context cursor_attributes cursor_position hw_cursor_req sdr_white_level triggered_crtc_reset num_wb_info writeback_info func_shaper lut3d_func apply_edp_fast_boot_optimization apply_seamless_boot_optimization apply_boot_odm_mode test_pattern has_non_synchronizable_pclk vblank_synchronized is_phantom lumin_data scaler_sharpener_update sharpening_required dc_gamma_type GAMMA_RGB_256 GAMMA_RGB_FLOAT_1024 GAMMA_CS_TFM_1D GAMMA_CUSTOM dc_csc_transform enable_adjustment dc_gamma_entries dc_gamma is_identity dc_cursor_color_format CURSOR_MODE_MONO CURSOR_MODE_COLOR_1BIT_AND CURSOR_MODE_COLOR_PRE_MULTIPLIED_ALPHA CURSOR_MODE_COLOR_UN_PRE_MULTIPLIED_ALPHA CURSOR_MODE_COLOR_64BIT_FP_PRE_MULTIPLIED CURSOR_MODE_COLOR_64BIT_FP_UN_PRE_MULTIPLIED ENABLE_MAGNIFICATION INVERSE_TRANSPARENT_CLAMPING HORIZONTAL_MIRROR VERTICAL_MIRROR INVERT_PIXEL_DATA ZERO_EXPANSION MIN_MAX_INVERT ENABLE_CURSOR_DEGAMMA dc_cursor_attribute_flags dc_cursor_attributes color_format rotation_angle attribute_flags dpp_cursor_attributes dc_color_space COLOR_SPACE_UNKNOWN COLOR_SPACE_SRGB COLOR_SPACE_XR_RGB COLOR_SPACE_SRGB_LIMITED COLOR_SPACE_MSREF_SCRGB COLOR_SPACE_YCBCR601 COLOR_SPACE_YCBCR709 COLOR_SPACE_XV_YCC_709 COLOR_SPACE_XV_YCC_601 COLOR_SPACE_YCBCR601_LIMITED COLOR_SPACE_YCBCR709_LIMITED COLOR_SPACE_2020_RGB_FULLRANGE COLOR_SPACE_2020_RGB_LIMITEDRANGE COLOR_SPACE_2020_YCBCR_LIMITED COLOR_SPACE_2020_YCBCR_FULL COLOR_SPACE_ADOBERGB COLOR_SPACE_DCIP3 COLOR_SPACE_DISPLAYNATIVE COLOR_SPACE_DOLBYVISION COLOR_SPACE_APPCTRL COLOR_SPACE_CUSTOMPOINTS COLOR_SPACE_YCBCR709_BLACK COLOR_SPACE_2020_YCBCR dc_dither_option DITHER_OPTION_DEFAULT DITHER_OPTION_DISABLE DITHER_OPTION_FM6 DITHER_OPTION_FM8 DITHER_OPTION_FM10 DITHER_OPTION_SPATIAL6_FRAME_RANDOM DITHER_OPTION_SPATIAL8_FRAME_RANDOM DITHER_OPTION_SPATIAL10_FRAME_RANDOM DITHER_OPTION_SPATIAL6 DITHER_OPTION_SPATIAL8 DITHER_OPTION_SPATIAL10 DITHER_OPTION_TRUN6 DITHER_OPTION_TRUN8 DITHER_OPTION_TRUN10 DITHER_OPTION_TRUN10_SPATIAL8 DITHER_OPTION_TRUN10_SPATIAL6 DITHER_OPTION_TRUN10_FM8 DITHER_OPTION_TRUN10_FM6 DITHER_OPTION_TRUN10_SPATIAL8_FM6 DITHER_OPTION_SPATIAL10_FM8 DITHER_OPTION_SPATIAL10_FM6 DITHER_OPTION_TRUN8_SPATIAL6 DITHER_OPTION_TRUN8_FM6 DITHER_OPTION_SPATIAL8_FM6 DITHER_OPTION_MAX DITHER_OPTION_INVALID scaling_taps v_taps h_taps v_taps_c h_taps_c integer_scaling trigger_delay TRIGGER_DELAY_NEXT_PIXEL TRIGGER_DELAY_NEXT_LINE crtc_event CRTC_EVENT_VSYNC_RISING CRTC_EVENT_VSYNC_FALLING crtc_trigger_info event_source dwb_cnv_out_bpc DWB_CNV_OUT_BPC_8BPC DWB_CNV_OUT_BPC_10BPC dwb_output_depth DWB_OUTPUT_PIXEL_DEPTH_8BPC DWB_OUTPUT_PIXEL_DEPTH_10BPC dwb_capture_rate dwb_capture_rate_0 dwb_capture_rate_1 dwb_capture_rate_2 dwb_capture_rate_3 dwb_scaler_mode dwb_scaler_mode_bypass444 dwb_scaler_mode_rgb444 dwb_scaler_mode_yuv444 dwb_scaler_mode_yuv420 dwb_subsample_position DWB_INTERSTITIAL_SUBSAMPLING DWB_COSITED_SUBSAMPLING dwb_stereo_eye_select DWB_STEREO_EYE_LEFT DWB_STEREO_EYE_RIGHT dwb_stereo_type DWB_STEREO_TYPE_FRAME_PACKING DWB_STEREO_TYPE_FRAME_SEQUENTIAL dwb_out_format DWB_OUT_FORMAT_32BPP_ARGB DWB_OUT_FORMAT_32BPP_RGBA DWB_OUT_FORMAT_64BPP_ARGB DWB_OUT_FORMAT_64BPP_RGBA dwb_out_denorm DWB_OUT_DENORM_10BPC DWB_OUT_DENORM_8BPC DWB_OUT_DENORM_BYPASS cm_gamut_coef_format CM_GAMUT_REMAP_COEF_FORMAT_S2_13 CM_GAMUT_REMAP_COEF_FORMAT_S3_12 mpcc_gamut_remap_id MPCC_OGAM_GAMUT_REMAP MPCC_MCM_FIRST_GAMUT_REMAP MPCC_MCM_SECOND_GAMUT_REMAP mcif_warmup_params address_increment p_vmid mcif_buf_params luma_address chroma_address luma_pitch warmup_pitch swlock tg_color color_r_cr color_g_y color_b_cb symclk_state SYMCLK_OFF_TX_OFF SYMCLK_ON_TX_ON SYMCLK_ON_TX_OFF symclk_ref_cnts OBJECT_TYPE_UNKNOWN OBJECT_TYPE_GPU OBJECT_TYPE_ENCODER OBJECT_TYPE_CONNECTOR OBJECT_TYPE_ROUTER OBJECT_TYPE_GENERIC OBJECT_TYPE_AUDIO OBJECT_TYPE_CONTROLLER OBJECT_TYPE_CLOCK_SOURCE OBJECT_TYPE_ENGINE OBJECT_TYPE_COUNT object_enum_id ENUM_ID_UNKNOWN ENUM_ID_1 ENUM_ID_2 ENUM_ID_3 ENUM_ID_4 ENUM_ID_5 ENUM_ID_6 ENUM_ID_7 ENUM_ID_COUNT CONTROLLER_ID_UNDEFINED CONTROLLER_ID_D0 CONTROLLER_ID_D1 CONTROLLER_ID_D2 CONTROLLER_ID_D3 CONTROLLER_ID_D4 CONTROLLER_ID_D5 CONTROLLER_ID_UNDERLAY0 CONTROLLER_ID_MAX clock_source_id CLOCK_SOURCE_ID_UNDEFINED CLOCK_SOURCE_ID_PLL0 CLOCK_SOURCE_ID_PLL1 CLOCK_SOURCE_ID_PLL2 CLOCK_SOURCE_ID_EXTERNAL CLOCK_SOURCE_ID_DCPLL CLOCK_SOURCE_ID_DFS CLOCK_SOURCE_ID_VCE CLOCK_SOURCE_ID_DP_DTO CLOCK_SOURCE_COMBO_PHY_PLL0 CLOCK_SOURCE_COMBO_PHY_PLL1 CLOCK_SOURCE_COMBO_PHY_PLL2 CLOCK_SOURCE_COMBO_PHY_PLL3 CLOCK_SOURCE_COMBO_PHY_PLL4 CLOCK_SOURCE_COMBO_PHY_PLL5 CLOCK_SOURCE_COMBO_DISPLAY_PLL0 ENGINE_ID_DIGA ENGINE_ID_DIGB ENGINE_ID_DIGC ENGINE_ID_DIGD ENGINE_ID_DIGE ENGINE_ID_DIGF ENGINE_ID_DIGG ENGINE_ID_DACA ENGINE_ID_DACB ENGINE_ID_VCE ENGINE_ID_HPO_0 ENGINE_ID_HPO_1 ENGINE_ID_HPO_DP_0 ENGINE_ID_HPO_DP_1 ENGINE_ID_HPO_DP_2 ENGINE_ID_HPO_DP_3 ENGINE_ID_VIRTUAL ENGINE_ID_COUNT ENGINE_ID_UNKNOWN transmitter_color_depth TRANSMITTER_COLOR_DEPTH_24 TRANSMITTER_COLOR_DEPTH_30 TRANSMITTER_COLOR_DEPTH_36 TRANSMITTER_COLOR_DEPTH_48 graphics_object_id enum_id hpd_source_id HPD_SOURCEID1 HPD_SOURCEID2 HPD_SOURCEID3 HPD_SOURCEID4 HPD_SOURCEID5 HPD_SOURCEID6 HPD_SOURCEID_COUNT HPD_SOURCEID_UNKNOWN channel_id CHANNEL_ID_UNKNOWN CHANNEL_ID_DDC1 CHANNEL_ID_DDC2 CHANNEL_ID_DDC3 CHANNEL_ID_DDC4 CHANNEL_ID_DDC5 CHANNEL_ID_DDC6 CHANNEL_ID_DDC_VGA CHANNEL_ID_I2C_PAD CHANNEL_ID_COUNT transmitter TRANSMITTER_UNKNOWN TRANSMITTER_UNIPHY_A TRANSMITTER_UNIPHY_B TRANSMITTER_UNIPHY_C TRANSMITTER_UNIPHY_D TRANSMITTER_UNIPHY_E TRANSMITTER_UNIPHY_F TRANSMITTER_NUTMEG_CRT TRANSMITTER_TRAVIS_CRT TRANSMITTER_TRAVIS_LCD TRANSMITTER_UNIPHY_G TRANSMITTER_COUNT tx_ffe_id TX_FFE0 TX_FFE1 TX_FFE2 TX_FFE3 TX_FFE_DeEmphasis_Only TX_FFE_PreShoot_Only TX_FFE_No_FFE connector_layout_type CONNECTOR_LAYOUT_TYPE_UNKNOWN CONNECTOR_LAYOUT_TYPE_DVI_D CONNECTOR_LAYOUT_TYPE_DVI_I CONNECTOR_LAYOUT_TYPE_VGA CONNECTOR_LAYOUT_TYPE_HDMI CONNECTOR_LAYOUT_TYPE_DP CONNECTOR_LAYOUT_TYPE_MINI_DP connector_layout_info slot_layout_info num_of_connectors board_layout_info num_of_slots is_number_of_slots_valid is_slots_size_valid is_connector_offsets_valid is_connector_lengths_valid dal_device_type DEVICE_TYPE_UNKNOWN DEVICE_TYPE_LCD DEVICE_TYPE_CRT DEVICE_TYPE_DFP DEVICE_TYPE_CV DEVICE_TYPE_TV DEVICE_TYPE_CF DEVICE_TYPE_WIRELESS raw_device_tag gpio_info clk_mask_register_index clk_en_register_index clk_y_register_index clk_a_register_index data_mask_register_index data_en_register_index data_y_register_index data_a_register_index clk_mask_shift clk_en_shift clk_y_shift clk_a_shift data_mask_shift data_en_shift data_y_shift data_a_shift graphics_object_i2c_info i2c_hw_assist i2c_line i2c_engine_id i2c_slave_address graphics_object_hpd_info hpd_int_gpio_uid hpd_active connector_device_tag_info misc_info HORIZONTAL_CUT_OFF H_SYNC_POLARITY V_SYNC_POLARITY VERTICAL_CUT_OFF H_REPLICATION_BY2 V_REPLICATION_BY2 COMPOSITE_SYNC DOUBLE_CLOCK GREY_LEVEL SPATIAL TEMPORAL API_ENABLED device_timing pixel_clk horizontal_addressable horizontal_blanking_time vertical_addressable vertical_blanking_time horizontal_sync_offset horizontal_sync_width vertical_sync_offset vertical_sync_width horizontal_border vertical_border supported_refresh_rate REFRESH_RATE_30HZ REFRESH_RATE_40HZ REFRESH_RATE_48HZ REFRESH_RATE_50HZ REFRESH_RATE_60HZ embedded_panel_info lcd_timing supported_rr drr_enabled min_drr_refresh_rate realtek_eDPToLVDS pll_info crystal_frequency min_input_pxl_clk_pll_frequency max_input_pxl_clk_pll_frequency min_output_pxl_clk_pll_frequency max_output_pxl_clk_pll_frequency firmware_feature memory_clk_ss_percentage engine_clk_ss_percentage dc_firmware_info default_display_engine_pll_frequency external_clock_source_frequency_for_dp smu_gpu_pll_output_freq remote_display_config default_memory_clk default_engine_clk dp_phy_ref_clk i2c_engine_ref_clk oem_i2c_present oem_i2c_obj_id dc_vram_info step_and_delay_info recommended_ref_div spread_spectrum_type CENTER_MODE EXTERNAL STEP_AND_DELAY_INFO target_clock_range spread_spectrum_info spread_spectrum_percentage spread_percentage_divider spread_spectrum_range lane0 lane1 lane2 lane3 i2c_reg_info i2c_reg_val edp_info clock_voltage_caps voltage_index max_supported_clk external_display_path device_connector_id ext_aux_ddc_lut_index ext_hpd_pin_lut_index ext_encoder_obj_id channel_mapping display_connection_info gu_id available_s_clk_list supported_s_clk voltage_id integrated_info disp_clk_voltage ext_disp_conn_info avail_s_clk ma_channel_number boot_up_engine_clock boot_up_uma_clock boot_up_req_display_vector other_display_misc gpu_cap_info sb_mmio_base_addr cpu_cap_info max_nb_voltage min_nb_voltage boot_up_nb_voltage ext_disp_conn_info_offset csr_m3_arb_cntl_default csr_m3_arb_cntl_uvd csr_m3_arb_cntl_fs3d gmc_restore_reset_time minimum_n_clk idle_n_clk ddr_dll_power_up_time ddr_pll_power_up_time pcie_clk_ss_type lvds_sspread_rate_in_10hz hdmi_sspread_rate_in_10hz dvi_sspread_rate_in_10_hz sclk_dpm_boost_margin sclk_dpm_throttle_margin sclk_dpm_tdp_limit_pg sclk_dpm_tdp_limit_boost boost_engine_clock boost_vid_2bit enable_boost gnb_tdp_limit max_lvds_pclk_freq_in_single_link lvds_pwr_on_seq_dig_on_to_de_in_4ms lvds_pwr_on_seq_de_to_vary_bl_in_4ms lvds_pwr_off_seq_vary_bl_to_de_in4ms lvds_pwr_off_seq_de_to_dig_on_in4ms lvds_off_to_on_delay_in_4ms lvds_pwr_on_seq_vary_bl_to_blon_in_4ms lvds_pwr_off_seq_blon_to_vary_bl_in_4ms lvds_reserved1 lvds_bit_depth_control_val dp0_ext_hdmi_slv_addr dp0_ext_hdmi_reg_num dp0_ext_hdmi_reg_settings dp0_ext_hdmi_6g_reg_num dp0_ext_hdmi_6g_reg_settings dp1_ext_hdmi_slv_addr dp1_ext_hdmi_reg_num dp1_ext_hdmi_reg_settings dp1_ext_hdmi_6g_reg_num dp1_ext_hdmi_6g_reg_settings dp2_ext_hdmi_slv_addr dp2_ext_hdmi_reg_num dp2_ext_hdmi_reg_settings dp2_ext_hdmi_6g_reg_num dp2_ext_hdmi_6g_reg_settings dp3_ext_hdmi_slv_addr dp3_ext_hdmi_reg_num dp3_ext_hdmi_reg_settings dp3_ext_hdmi_6g_reg_num dp3_ext_hdmi_6g_reg_settings dp_ss_control view_3d_format VIEW_3D_FORMAT_NONE VIEW_3D_FORMAT_FRAME_SEQUENTIAL VIEW_3D_FORMAT_SIDE_BY_SIDE VIEW_3D_FORMAT_TOP_AND_BOTTOM VIEW_3D_FORMAT_COUNT VIEW_3D_FORMAT_FIRST plane_stereo_format PLANE_STEREO_FORMAT_NONE PLANE_STEREO_FORMAT_SIDE_BY_SIDE PLANE_STEREO_FORMAT_TOP_AND_BOTTOM PLANE_STEREO_FORMAT_FRAME_ALTERNATE PLANE_STEREO_FORMAT_ROW_INTERLEAVED PLANE_STEREO_FORMAT_COLUMN_INTERLEAVED PLANE_STEREO_FORMAT_CHECKER_BOARD dc_edid_status EDID_OK EDID_BAD_INPUT EDID_NO_RESPONSE EDID_BAD_CHECKSUM EDID_THE_SAME EDID_FALL_BACK EDID_PARTIAL_VALID max_bit_rate audio_codec_vendor_specific dc_cea_audio_mode format_code dc_edid raw_edid dc_panel_patch dppowerup_delay extra_t12_ms extra_delay_backlight_off extra_t7_ms skip_scdc_overwrite delay_ignore_msa disable_fec extra_t3_ms max_dsc_target_bpp_limit embedded_tiled_slave disable_fams skip_avmute mst_start_top_delay remove_sink_ext_caps disable_colorimetry blankstream_before_otg_off oled_optimize_display_on force_mst_blocked_discovery wait_after_dpcd_poweroff_ms dc_edid_caps manufacture_week manufacture_year display_name speaker_flags audio_mode_count audio_modes max_tmds_clk_mhz lte_340mcsc_scramble edid_hdmi hdr_supported panel_patch stereo_3d_features allTimings cloneMode singleFrameSWPacked dc_acpi_cm_power_state DC_ACPI_CM_POWER_STATE_D0 DC_ACPI_CM_POWER_STATE_D1 DC_ACPI_CM_POWER_STATE_D2 DC_ACPI_CM_POWER_STATE_D3 dc_connection_type dc_connection_none dc_connection_single dc_connection_mst_branch dc_connection_sst_branch display_content_type DISPLAY_CONTENT_TYPE_NO_DATA DISPLAY_CONTENT_TYPE_GRAPHICS DISPLAY_CONTENT_TYPE_PHOTO DISPLAY_CONTENT_TYPE_CINEMA DISPLAY_CONTENT_TYPE_GAME cm_gamut_adjust_type CM_GAMUT_ADJUST_TYPE_BYPASS CM_GAMUT_ADJUST_TYPE_HW CM_GAMUT_ADJUST_TYPE_SW cm_grph_csc_adjustment temperature_matrix gamut_adjust_type gamut_coef_format dwb_stereo_params stereo_enabled stereo_type stereo_polarity stereo_eye_select dc_dwb_cnv_params src_height crop_width crop_en crop_height crop_x crop_y cnv_out_bpc fc_out_format out_denorm_mode out_max_pix_val out_min_pix_val dc_dwb_params dwbscl_black_color hdr_mult csc_params stereo_params cnv_params dest_width dest_height out_format output_depth capture_rate scaler_taps subsample_position dc_transfer_func sdr_ref_white_level sample_rates RATE_32 RATE_44_1 RATE_48 RATE_88_2 RATE_96 RATE_176_4 RATE_192 audio_sample_rates audio_speaker_flags FL_FR LFE FC RL_RR RC FLC_FRC RLC_RRC SUPPORT_AI audio_speaker_info ALLSPEAKERS audio_info_flags audio_format_code AUDIO_FORMAT_CODE_FIRST AUDIO_FORMAT_CODE_LINEARPCM AUDIO_FORMAT_CODE_AC3 AUDIO_FORMAT_CODE_MPEG1 AUDIO_FORMAT_CODE_MP3 AUDIO_FORMAT_CODE_MPEG2 AUDIO_FORMAT_CODE_AAC AUDIO_FORMAT_CODE_DTS AUDIO_FORMAT_CODE_ATRAC AUDIO_FORMAT_CODE_1BITAUDIO AUDIO_FORMAT_CODE_DOLBYDIGITALPLUS AUDIO_FORMAT_CODE_DTS_HD AUDIO_FORMAT_CODE_MAT_MLP AUDIO_FORMAT_CODE_DST AUDIO_FORMAT_CODE_WMAPRO AUDIO_FORMAT_CODE_LAST AUDIO_FORMAT_CODE_COUNT vendor_specific audio_mode display_index manufacture_id mode_count dc_info_packet hb0 hb1 hb2 hb3 dc_plane_flip_time time_elapsed_in_us prev_update_time_in_us dc_psr_state PSR_STATE0 PSR_STATE1 PSR_STATE1a PSR_STATE2 PSR_STATE2a PSR_STATE2b PSR_STATE3 PSR_STATE3Init PSR_STATE4 PSR_STATE4a PSR_STATE4b PSR_STATE4c PSR_STATE4d PSR_STATE4_FULL_FRAME PSR_STATE4a_FULL_FRAME PSR_STATE4b_FULL_FRAME PSR_STATE4c_FULL_FRAME PSR_STATE4_FULL_FRAME_POWERUP PSR_STATE4_FULL_FRAME_HW_LOCK PSR_STATE5 PSR_STATE5a PSR_STATE5b PSR_STATE5c PSR_STATE_HWLOCK_MGR PSR_STATE_POLLVUPDATE PSR_STATE_RELEASE_HWLOCK_MGR_FULL_FRAME PSR_STATE_INVALID psr_config psr_rfb_setup_time psr_exit_link_training_required psr_frame_capture_indication_req psr_sdp_transmit_line_num_deadline allow_smu_optimizations allow_multi_disp_optimizations su_granularity_required su_y_granularity rate_control_caps dsc_slice_height SKIP_CRC SKIP_DP_VID_STREAM_DISABLE SKIP_PHY_POWER_DOWN SKIP_AUX_ACK_CHECK SKIP_CRTC_DISABLE SKIP_AUX_RFB_CAPTURE_CHECK SKIP_SMU_NOTIFICATION SKIP_AUTO_STATE_ADVANCE DISABLE_PSR_ENTRY_ABORT SKIP_SINGLE_OTG_DISABLE DISABLE_ALPM ALPM_DEFAULT_PD_MODE dmcu_psr_level physical_phy_id PHYLD_0 PHYLD_1 PHYLD_2 PHYLD_3 PHYLD_4 PHYLD_5 PHYLD_6 PHYLD_7 PHYLD_8 PHYLD_9 PHYLD_COUNT PHYLD_UNKNOWN PHY_TYPE_UNKNOWN PHY_TYPE_PCIE_PHY PHY_TYPE_UNIPHY psr_context transmitterId engineId controllerId phyType smuPhyId crtcTimingVerticalTotal psrSupportedDisplayConfig psrExitLinkTrainingRequired psrFrameCaptureIndicationReq sdpTransmitLineNumDeadline vsync_rate_hz skipPsrWaitForPllLock numberOfControllers rfb_update_auto_en timehyst_frames hyst_lines aux_repeats psr_level frame_delay colorspace_transform enable_remap dc_clock_type DC_CLOCK_TYPE_DISPCLK DC_CLOCK_TYPE_DPPCLK dc_clock_config max_clock_khz min_clock_khz bw_requirequired_clock_khz current_clock_khz versions cap_funcs bb_overrides work_arounds vm_pa_config link_count lowest_dpia_link_index link_srv res_pool clk_mgr sclk_lvls bw_dceip bw_vbios dcn_soc dcn_ip dml hwss hwseq optimized_required wm_optimized_required idle_optimizations_allowed enable_c20_dtm_b0 fbc_compressor debug_data vendor_signature vm_helper dml2_options dml2_tmp bios_local_image fw_info_valid bb_info golden_table dmub reg_helper_offload idle_exit_counter driver_signals idle_allowed needs_idle_wake NUM_SLICES_1 NUM_SLICES_2 NUM_SLICES_4 NUM_SLICES_6 NUM_SLICES_8 NUM_SLICES_10 NUM_SLICES_12 dsc_slice_caps1 NUM_SLICES_16 NUM_SLICES_20 NUM_SLICES_24 dsc_slice_caps2 RGB YCBCR_444 YCBCR_SIMPLE_422 YCBCR_NATIVE_422 YCBCR_NATIVE_420 dsc_color_formats COLOR_DEPTH_8_BPC COLOR_DEPTH_10_BPC COLOR_DEPTH_12_BPC dsc_color_depth dsc_dec_dpcd_caps is_dsc_supported slice_caps1 slice_caps2 lb_bit_depth is_block_pred_supported edp_max_bits_per_pixel color_depth throughput_mode_0_mps throughput_mode_1_mps max_slice_width bpp_increment_div branch_overall_throughput_0_mps branch_overall_throughput_1_mps branch_max_line_width hblank_expansion_dpcd_caps expansion_supported reduction_supported buffer_unit_bytes buffer_per_port dc_golden_table dc_golden_table_ver aux_dphy_rx_control0_val aux_dphy_tx_control_val aux_dphy_rx_control1_val dc_gpio_aux_ctrl_0_val dc_gpio_aux_ctrl_1_val dc_gpio_aux_ctrl_2_val dc_gpio_aux_ctrl_3_val dc_gpio_aux_ctrl_4_val dc_gpio_aux_ctrl_5_val dc_gpu_mem_alloc_type DC_MEM_ALLOC_TYPE_GART DC_MEM_ALLOC_TYPE_FRAME_BUFFER DC_MEM_ALLOC_TYPE_INVISIBLE_FRAME_BUFFER DC_MEM_ALLOC_TYPE_AGP dc_link_encoding_format DC_LINK_ENCODING_UNSPECIFIED DC_LINK_ENCODING_DP_8b_10b DC_LINK_ENCODING_DP_128b_132b DC_LINK_ENCODING_HDMI_TMDS DC_LINK_ENCODING_HDMI_FRL dc_psr_version DC_PSR_VERSION_1 DC_PSR_VERSION_SU_1 DC_PSR_VERSION_UNSUPPORTED display_endpoint_type DISPLAY_ENDPOINT_PHY DISPLAY_ENDPOINT_USB4_DPIA DISPLAY_ENDPOINT_UNKNOWN display_endpoint_id BACKLIGHT_CONTROL_PWM BACKLIGHT_CONTROL_VESA_AUX BACKLIGHT_CONTROL_AMD_AUX dc_detect_reason DETECT_REASON_BOOT DETECT_REASON_RESUMEFROMS3S4 DETECT_REASON_HPD DETECT_REASON_HPDRX DETECT_REASON_FALLBACK DETECT_REASON_RETRAIN DETECT_REASON_TDR dc_link_status link_active repeater hdcp_capable hdcp_rx_caps HDCP_CAPABLE REPEATER hdcp_bcaps rx_caps bcaps link_mst_stream_allocation stream_enc hpo_dp_stream_enc vcp_id stream_encoder stream_enc_inst vpg hpo_dp_stream_encoder apg link_mst_stream_allocation_table stream_count stream_allocations psr_feature_enabled psr_allow_active psr_vtotal_control_support psr_dirty_rects_change_timestamp_ns force_ffu_mode psr_power_opt power_down_phy_before_disable_stream replay_FW_Message_type Replay_Msg_Not_Support Replay_Set_Timing_Sync_Supported Replay_Set_Residency_Frameupdate_Timer Replay_Set_Pseudo_VTotal Replay_Disabled_Adaptive_Sync_SDP Replay_Set_General_Cmd STATE_TRANSITION_ERROR LINK_CRC_ERROR DESYNC_ERROR RESERVED_3 LOW_RR_INCORRECT_VTOTAL NO_DOUBLED_RR RESERVED_6_7 replay_error_status ENABLE_LOW_RR_SUPPORT RESERVED_1_3 ENABLE_STATIC_SCREEN ENABLE_FULL_SCREEN_VIDEO ENABLE_GENERAL_UI RESERVED_7_15 ENABLE_STATIC_FLICKER_CHECK RESERVED_17_31 replay_low_refresh_rate_enable_options replay_config replay_supported replay_cap_support replay_power_opt_supported replay_smu_opt_supported replay_enable_option debug_flags replay_timing_sync_supported force_disable_desync_error_check received_desync_error_hpd replay_support_fast_resync_in_ultra_sleep_mode low_rr_enable_options low_rr_activated replay_feature_enabled replay_allow_active replay_allow_long_vblank replay_power_opt_active replay_smu_opt_enable coasting_vtotal coasting_vtotal_table defer_update_coasting_vtotal_table link_off_frame_count low_rr_full_screen_video_pseudo_vtotal last_pseudo_vtotal replay_desync_error_fail_count extra_post_t7_ms extra_pre_t11_ms extra_post_OUI_ms nits_brightness max_avg max_nonboost_brightness_millinits min_brightness_millinits psr disable_psr disallow_psrsu disallow_replay rc_disable rc_allow_static_screen rc_allow_fullscreen_VPB varib varibright_feature_enable def_varibright_level abm_config_setting disable_dsc_edp force_dsc_edp_policy ilr optimize_edp_link_rate dc_panel_config dc_dpia_bw_alloc remote_sink_req_bw link_verified_bw link_max_bw allocated_bw estimated_bw bw_granularity dp_overhead bw_alloc_enabled nrd_max_lane_count nrd_max_link_rate dc_cm2_shaper_3dlut_setting DC_CM2_SHAPER_3DLUT_SETTING_BYPASS_ALL DC_CM2_SHAPER_3DLUT_SETTING_ENABLE_SHAPER DC_CM2_SHAPER_3DLUT_SETTING_ENABLE_SHAPER_3DLUT dc_cm2_gpu_mem_layout DC_CM2_GPU_MEM_LAYOUT_3D_SWIZZLE_LINEAR_RGB DC_CM2_GPU_MEM_LAYOUT_3D_SWIZZLE_LINEAR_BGR DC_CM2_GPU_MEM_LAYOUT_1D_PACKED_LINEAR dc_cm2_gpu_mem_pixel_component_order DC_CM2_GPU_MEM_PIXEL_COMPONENT_ORDER_RGBA dc_cm2_gpu_mem_format DC_CM2_GPU_MEM_FORMAT_16161616_UNORM_12MSB DC_CM2_GPU_MEM_FORMAT_16161616_UNORM_12LSB DC_CM2_GPU_MEM_FORMAT_16161616_FLOAT_FP1_5_10 float_params dc_cm2_gpu_mem_format_parameters dc_cm2_gpu_mem_size DC_CM2_GPU_MEM_SIZE_171717 DC_CM2_GPU_MEM_SIZE_TRANSFORMED dc_cm2_gpu_mem_parameters format_params component_order dc_cm2_transfer_func_source DC_CM2_TRANSFER_FUNC_SOURCE_SYSMEM DC_CM2_TRANSFER_FUNC_SOURCE_VIDMEM dc_cm2_component_settings shaper_3dlut_setting lut1d_enable gpu_mem_params dc_3dlut lut_3d hdr_multiplier lut3d_src dc_cm2_func_luts lut3d_data lut1d_func dc_cm2_parameters component_settings cm2_luts mall_stream_type SUBVP_NONE SUBVP_MAIN SUBVP_PHANTOM dc_power_source_type DC_POWER_SOURCE_AC DC_POWER_SOURCE_DC dc_state_create_params dc_commit_streams_params set_backlight_level_params backlight_pwm_u16_16 frame_ramp backlight_millinits transition_time_in_ms min_backlight_pwm max_backlight_pwm aux_inst dm_pp_clock_levels dm_pp_single_disp_config pipe_idx v_refresh sym_clock link_settings dm_pp_display_configuration min_memory_clock_khz min_engine_clock_khz min_engine_clock_deep_sleep_khz avail_mclk_switch_time_us avail_mclk_switch_time_in_disp_active_us min_dcfclock_khz min_dcfc_deep_sleep_clock_khz disp_clk_khz all_displays_in_sync display_count disp_configs dm_dmub_wait_type DM_DMUB_WAIT_TYPE_NO_WAIT DM_DMUB_WAIT_TYPE_WAIT DM_DMUB_WAIT_TYPE_WAIT_WITH_REPLY dm_process_phy_transition_init_params sym_clock_10khz display_port_lanes_count display_port_link_rate transition_bitmask hdmi_frl_num_lanes dc_status DC_OK DC_NO_CONTROLLER_RESOURCE DC_NO_STREAM_ENC_RESOURCE DC_NO_CLOCK_SOURCE_RESOURCE DC_FAIL_CONTROLLER_VALIDATE DC_FAIL_ENC_VALIDATE DC_FAIL_ATTACH_SURFACES DC_FAIL_DETACH_SURFACES DC_FAIL_SURFACE_VALIDATE DC_NO_DP_LINK_BANDWIDTH DC_EXCEED_DONGLE_CAP DC_SURFACE_PIXEL_FORMAT_UNSUPPORTED DC_FAIL_BANDWIDTH_VALIDATE DC_FAIL_SCALING DC_FAIL_DP_LINK_TRAINING DC_FAIL_DSC_VALIDATE DC_NO_DSC_RESOURCE DC_FAIL_UNSUPPORTED_1 DC_FAIL_CLK_EXCEED_MAX DC_FAIL_CLK_BELOW_MIN DC_FAIL_CLK_BELOW_CFG_REQUIRED DC_NOT_SUPPORTED DC_UNSUPPORTED_VALUE DC_NO_LINK_ENC_RESOURCE DC_FAIL_DP_PAYLOAD_ALLOCATION DC_FAIL_DP_LINK_BANDWIDTH DC_ERROR_UNEXPECTED dc_log_buffer_ctx gpio_pin_info offset_en mask_y mask_en mask_mask EDP_REVISION_11 EDP_REVISION_12 EDP_REVISION_13 lttpr_mode LTTPR_MODE_UNKNOWN LTTPR_MODE_NON_LTTPR LTTPR_MODE_TRANSPARENT LTTPR_MODE_NON_TRANSPARENT link_training_settings should_set_fec_ready cds_pattern_time pattern_for_cds eq_wait_time_limit eq_loop_count_limit cds_wait_time_limit lttpr_early_tps2 disallow_per_lane_settings always_match_dpcd_with_hw_lane_settings hw_lane_settings dpcd_lane_settings dp_test_pattern DP_TEST_PATTERN_VIDEO_MODE DP_TEST_PATTERN_PHY_PATTERN_BEGIN DP_TEST_PATTERN_D102 DP_TEST_PATTERN_SYMBOL_ERROR DP_TEST_PATTERN_PRBS7 DP_TEST_PATTERN_80BIT_CUSTOM DP_TEST_PATTERN_CP2520_1 DP_TEST_PATTERN_CP2520_2 DP_TEST_PATTERN_HBR2_COMPLIANCE_EYE DP_TEST_PATTERN_CP2520_3 DP_TEST_PATTERN_128b_132b_TPS1 DP_TEST_PATTERN_128b_132b_TPS2 DP_TEST_PATTERN_PRBS9 DP_TEST_PATTERN_PRBS11 DP_TEST_PATTERN_PRBS15 DP_TEST_PATTERN_PRBS23 DP_TEST_PATTERN_PRBS31 DP_TEST_PATTERN_264BIT_CUSTOM DP_TEST_PATTERN_SQUARE_BEGIN DP_TEST_PATTERN_SQUARE DP_TEST_PATTERN_SQUARE_PRESHOOT_DISABLED DP_TEST_PATTERN_SQUARE_DEEMPHASIS_DISABLED DP_TEST_PATTERN_SQUARE_PRESHOOT_DEEMPHASIS_DISABLED DP_TEST_PATTERN_SQUARE_END DP_TEST_PATTERN_TRAINING_PATTERN1 DP_TEST_PATTERN_TRAINING_PATTERN2 DP_TEST_PATTERN_TRAINING_PATTERN3 DP_TEST_PATTERN_TRAINING_PATTERN4 DP_TEST_PATTERN_128b_132b_TPS1_TRAINING_MODE DP_TEST_PATTERN_128b_132b_TPS2_TRAINING_MODE DP_TEST_PATTERN_PHY_PATTERN_END DP_TEST_PATTERN_COLOR_SQUARES DP_TEST_PATTERN_COLOR_SQUARES_CEA DP_TEST_PATTERN_VERTICAL_BARS DP_TEST_PATTERN_HORIZONTAL_BARS DP_TEST_PATTERN_COLOR_RAMP DP_TEST_PATTERN_AUDIO_OPERATOR_DEFINED DP_TEST_PATTERN_AUDIO_SAWTOOTH DP_TEST_PATTERN_UNSUPPORTED dp_test_pattern_color_space DP_TEST_PATTERN_COLOR_SPACE_RGB DP_TEST_PATTERN_COLOR_SPACE_YCBCR601 DP_TEST_PATTERN_COLOR_SPACE_YCBCR709 DP_TEST_PATTERN_COLOR_SPACE_UNDEFINED dp_panel_mode DP_PANEL_MODE_DEFAULT DP_PANEL_MODE_EDP DP_PANEL_MODE_SPECIAL gamma_curve segments_num curve_points custom_float_x custom_float_y custom_float_offset custom_float_slope curve_points3 pwl_result_data delta_red delta_green delta_blue red_reg green_reg blue_reg delta_red_reg delta_green_reg delta_blue_reg dc_rgb tetrahedral_17x17x17 lut0 lut1 lut2 lut3 tetrahedral_9x9x9 tetrahedral_17 tetrahedral_9 tetrahedral_params use_tetrahedral_9 use_12bits arr_points corner_points pwl_params arr_curve_points rgb_resulted hw_points_num lb_pixel_depth LB_PIXEL_DEPTH_18BPP LB_PIXEL_DEPTH_24BPP LB_PIXEL_DEPTH_30BPP LB_PIXEL_DEPTH_36BPP graphics_csc_adjust_type GRAPHICS_CSC_ADJUST_TYPE_BYPASS GRAPHICS_CSC_ADJUST_TYPE_HW GRAPHICS_CSC_ADJUST_TYPE_SW ipp_degamma_mode IPP_DEGAMMA_MODE_BYPASS IPP_DEGAMMA_MODE_HW_sRGB IPP_DEGAMMA_MODE_HW_xvYCC IPP_DEGAMMA_MODE_USER_PWL expansion_mode EXPANSION_MODE_DYNAMIC EXPANSION_MODE_ZERO default_adjustment lb_color_depth out_color_space in_color_space csc_adjust_type force_hw_default out_csc_color_matrix color_space regval opp_regamma OPP_REGAMMA_BYPASS OPP_REGAMMA_SRGB OPP_REGAMMA_XVYCC OPP_REGAMMA_USER optc_dsc_mode OPTC_DSC_DISABLED OPTC_DSC_ENABLED_444 OPTC_DSC_ENABLED_NATIVE_SUBSAMPLED dc_bias_and_scale scale_red bias_red scale_green bias_green scale_blue bias_blue bias_and_scale_valid controller_dp_test_pattern CONTROLLER_DP_TEST_PATTERN_D102 CONTROLLER_DP_TEST_PATTERN_SYMBOLERROR CONTROLLER_DP_TEST_PATTERN_PRBS7 CONTROLLER_DP_TEST_PATTERN_COLORSQUARES CONTROLLER_DP_TEST_PATTERN_VERTICALBARS CONTROLLER_DP_TEST_PATTERN_HORIZONTALBARS CONTROLLER_DP_TEST_PATTERN_COLORRAMP CONTROLLER_DP_TEST_PATTERN_VIDEOMODE CONTROLLER_DP_TEST_PATTERN_RESERVED_8 CONTROLLER_DP_TEST_PATTERN_RESERVED_9 CONTROLLER_DP_TEST_PATTERN_RESERVED_A CONTROLLER_DP_TEST_PATTERN_COLORSQUARES_CEA CONTROLLER_DP_TEST_PATTERN_SOLID_COLOR controller_dp_color_space CONTROLLER_DP_COLOR_SPACE_RGB CONTROLLER_DP_COLOR_SPACE_YCBCR601 CONTROLLER_DP_COLOR_SPACE_YCBCR709 CONTROLLER_DP_COLOR_SPACE_UDEFINED spl_fixed31_32 spl_size spl_rect spl_ratios horz vert horz_c vert_c spl_inits h_c v_c spl_taps spl_view_3d SPL_VIEW_3D_NONE SPL_VIEW_3D_FRAME_SEQUENTIAL SPL_VIEW_3D_SIDE_BY_SIDE SPL_VIEW_3D_TOP_AND_BOTTOM SPL_VIEW_3D_COUNT SPL_VIEW_3D_FIRST spl_pixel_format SPL_PIXEL_FORMAT_UNINITIALIZED SPL_PIXEL_FORMAT_INDEX8 SPL_PIXEL_FORMAT_RGB565 SPL_PIXEL_FORMAT_ARGB8888 SPL_PIXEL_FORMAT_ARGB2101010 SPL_PIXEL_FORMAT_ARGB2101010_XRBIAS SPL_PIXEL_FORMAT_FP16 SPL_PIXEL_FORMAT_420BPP8 SPL_PIXEL_FORMAT_420BPP10 SPL_PIXEL_FORMAT_GRPH_BEGIN SPL_PIXEL_FORMAT_GRPH_END SPL_PIXEL_FORMAT_SUBSAMPLED_BEGIN SPL_PIXEL_FORMAT_SUBSAMPLED_END SPL_PIXEL_FORMAT_VIDEO_BEGIN SPL_PIXEL_FORMAT_VIDEO_END SPL_PIXEL_FORMAT_INVALID SPL_PIXEL_FORMAT_UNKNOWN lb_memory_config LB_MEMORY_CONFIG_0 LB_MEMORY_CONFIG_1 LB_MEMORY_CONFIG_2 LB_MEMORY_CONFIG_3 spl_rotation_angle SPL_ROTATION_ANGLE_0 SPL_ROTATION_ANGLE_90 SPL_ROTATION_ANGLE_180 SPL_ROTATION_ANGLE_270 SPL_ROTATION_ANGLE_COUNT spl_color_space SPL_COLOR_SPACE_UNKNOWN SPL_COLOR_SPACE_SRGB SPL_COLOR_SPACE_XR_RGB SPL_COLOR_SPACE_SRGB_LIMITED SPL_COLOR_SPACE_MSREF_SCRGB SPL_COLOR_SPACE_YCBCR601 SPL_COLOR_SPACE_YCBCR709 SPL_COLOR_SPACE_XV_YCC_709 SPL_COLOR_SPACE_XV_YCC_601 SPL_COLOR_SPACE_YCBCR601_LIMITED SPL_COLOR_SPACE_YCBCR709_LIMITED SPL_COLOR_SPACE_2020_RGB_FULLRANGE SPL_COLOR_SPACE_2020_RGB_LIMITEDRANGE SPL_COLOR_SPACE_2020_YCBCR SPL_COLOR_SPACE_ADOBERGB SPL_COLOR_SPACE_DCIP3 SPL_COLOR_SPACE_DISPLAYNATIVE SPL_COLOR_SPACE_DOLBYVISION SPL_COLOR_SPACE_APPCTRL SPL_COLOR_SPACE_CUSTOMPOINTS SPL_COLOR_SPACE_YCBCR709_BLACK chroma_cositing CHROMA_COSITING_NONE CHROMA_COSITING_LEFT CHROMA_COSITING_TOPLEFT CHROMA_COSITING_COUNT spl_scaler_data h_active taps viewport_c ratios recip_ratios inits spl_transfer_func_type SPL_TF_TYPE_PREDEFINED SPL_TF_TYPE_DISTRIBUTED_POINTS SPL_TF_TYPE_BYPASS SPL_TF_TYPE_HWPWL spl_transfer_func_predefined SPL_TRANSFER_FUNCTION_SRGB SPL_TRANSFER_FUNCTION_BT709 SPL_TRANSFER_FUNCTION_PQ SPL_TRANSFER_FUNCTION_LINEAR SPL_TRANSFER_FUNCTION_UNITY SPL_TRANSFER_FUNCTION_HLG SPL_TRANSFER_FUNCTION_HLG12 SPL_TRANSFER_FUNCTION_GAMMA22 SPL_TRANSFER_FUNCTION_GAMMA24 SPL_TRANSFER_FUNCTION_GAMMA26 mpc_size scl_black_color offset_rgb_y offset_rgb_cbcr h_scale_ratio_c v_scale_ratio_c h_filter_init_frac h_filter_init_int h_filter_init_frac_c h_filter_init_int_c v_filter_init_frac v_filter_init_int v_filter_init_frac_c v_filter_init_int_c v_filter_init_bot_frac v_filter_init_bot_int v_filter_init_bot_frac_c v_filter_init_bot_int_c isharp_noise_det uthreshold dthreshold pwl_start_in pwl_end_in pwl_slope isharp_lba base_seg slope_seg isharp_fmt isharp_nldelta_sclip enable_p pivot_p slope_p enable_n pivot_n slope_n dscl_prog_data dscl_mode filter_h filter_v filter_h_c filter_v_c easf_matrix_mode easf_ltonl_en easf_v_en easf_v_sharp_factor easf_v_ring easf_v_bf1_en easf_v_bf2_mode easf_v_bf3_mode easf_v_bf2_flat1_gain easf_v_bf2_flat2_gain easf_v_bf2_roc_gain easf_v_ringest_3tap_dntilt_uptilt easf_v_ringest_3tap_uptilt_max easf_v_ringest_3tap_dntilt_slope easf_v_ringest_3tap_uptilt1_slope easf_v_ringest_3tap_uptilt2_slope easf_v_ringest_3tap_uptilt2_offset easf_v_ringest_eventap_reduceg1 easf_v_ringest_eventap_reduceg2 easf_v_ringest_eventap_gain1 easf_v_ringest_eventap_gain2 easf_v_bf_maxa easf_v_bf_maxb easf_v_bf_mina easf_v_bf_minb easf_v_bf1_pwl_in_seg0 easf_v_bf1_pwl_base_seg0 easf_v_bf1_pwl_slope_seg0 easf_v_bf1_pwl_in_seg1 easf_v_bf1_pwl_base_seg1 easf_v_bf1_pwl_slope_seg1 easf_v_bf1_pwl_in_seg2 easf_v_bf1_pwl_base_seg2 easf_v_bf1_pwl_slope_seg2 easf_v_bf1_pwl_in_seg3 easf_v_bf1_pwl_base_seg3 easf_v_bf1_pwl_slope_seg3 easf_v_bf1_pwl_in_seg4 easf_v_bf1_pwl_base_seg4 easf_v_bf1_pwl_slope_seg4 easf_v_bf1_pwl_in_seg5 easf_v_bf1_pwl_base_seg5 easf_v_bf1_pwl_slope_seg5 easf_v_bf1_pwl_in_seg6 easf_v_bf1_pwl_base_seg6 easf_v_bf1_pwl_slope_seg6 easf_v_bf1_pwl_in_seg7 easf_v_bf1_pwl_base_seg7 easf_v_bf3_pwl_in_set0 easf_v_bf3_pwl_base_set0 easf_v_bf3_pwl_slope_set0 easf_v_bf3_pwl_in_set1 easf_v_bf3_pwl_base_set1 easf_v_bf3_pwl_slope_set1 easf_v_bf3_pwl_in_set2 easf_v_bf3_pwl_base_set2 easf_v_bf3_pwl_slope_set2 easf_v_bf3_pwl_in_set3 easf_v_bf3_pwl_base_set3 easf_v_bf3_pwl_slope_set3 easf_v_bf3_pwl_in_set4 easf_v_bf3_pwl_base_set4 easf_v_bf3_pwl_slope_set4 easf_v_bf3_pwl_in_set5 easf_v_bf3_pwl_base_set5 easf_h_en easf_h_sharp_factor easf_h_ring easf_h_bf1_en easf_h_bf2_mode easf_h_bf3_mode easf_h_bf2_flat1_gain easf_h_bf2_flat2_gain easf_h_bf2_roc_gain easf_h_ringest_eventap_reduceg1 easf_h_ringest_eventap_reduceg2 easf_h_ringest_eventap_gain1 easf_h_ringest_eventap_gain2 easf_h_bf_maxa easf_h_bf_maxb easf_h_bf_mina easf_h_bf_minb easf_h_bf1_pwl_in_seg0 easf_h_bf1_pwl_base_seg0 easf_h_bf1_pwl_slope_seg0 easf_h_bf1_pwl_in_seg1 easf_h_bf1_pwl_base_seg1 easf_h_bf1_pwl_slope_seg1 easf_h_bf1_pwl_in_seg2 easf_h_bf1_pwl_base_seg2 easf_h_bf1_pwl_slope_seg2 easf_h_bf1_pwl_in_seg3 easf_h_bf1_pwl_base_seg3 easf_h_bf1_pwl_slope_seg3 easf_h_bf1_pwl_in_seg4 easf_h_bf1_pwl_base_seg4 easf_h_bf1_pwl_slope_seg4 easf_h_bf1_pwl_in_seg5 easf_h_bf1_pwl_base_seg5 easf_h_bf1_pwl_slope_seg5 easf_h_bf1_pwl_in_seg6 easf_h_bf1_pwl_base_seg6 easf_h_bf1_pwl_slope_seg6 easf_h_bf1_pwl_in_seg7 easf_h_bf1_pwl_base_seg7 easf_h_bf3_pwl_in_set0 easf_h_bf3_pwl_base_set0 easf_h_bf3_pwl_slope_set0 easf_h_bf3_pwl_in_set1 easf_h_bf3_pwl_base_set1 easf_h_bf3_pwl_slope_set1 easf_h_bf3_pwl_in_set2 easf_h_bf3_pwl_base_set2 easf_h_bf3_pwl_slope_set2 easf_h_bf3_pwl_in_set3 easf_h_bf3_pwl_base_set3 easf_h_bf3_pwl_slope_set3 easf_h_bf3_pwl_in_set4 easf_h_bf3_pwl_base_set4 easf_h_bf3_pwl_slope_set4 easf_h_bf3_pwl_in_set5 easf_h_bf3_pwl_base_set5 easf_matrix_c0 easf_matrix_c1 easf_matrix_c2 easf_matrix_c3 isharp_en isharp_nl_en isharp_delta filter_blur_scale_v filter_blur_scale_h sharpness_level spl_out spl_opp_adjust mpc_num_h_slices mpc_recout_width_align use_recout_width_aligned num_slices_recout_width basic_in cositing src_rect dst_rect clip_rect horizontal_mirror num_h_slices_recout_width_align mpc_h_slice_index opp_recout_adjust tf_type tf_predefined_type film_grain_applied basic_out output_size odm_combine_factor odm_slice_rect always_scale max_downscale_src_width alpha_en use_two_pixels_per_container spl_sharpness_range sdr_rgb_min sdr_rgb_max sdr_rgb_mid sdr_yuv_min sdr_yuv_max sdr_yuv_mid hdr_rgb_min hdr_rgb_max hdr_rgb_mid adaptive_sharpness sharpness_range linear_light_scaling LLS_PREF_DONT_CARE LLS_PREF_YES LLS_PREF_NO sharpen_policy SHARPEN_ALWAYS SHARPEN_YUV SHARPEN_RGB_FULLSCREEN_YUV SHARPEN_FULLSCREEN_ALL scale_to_sharpness_policy NO_SCALE_TO_SHARPNESS_ADJ SCALE_TO_SHARPNESS_ADJ_YUV SCALE_TO_SHARPNESS_ADJ_ALL spl_callbacks spl_calc_lb_num_partitions spl_debug visual_confirm_base_offset visual_confirm_dpp_offset spl_in odm_slice_index scaling_quality lls_pref prefer_easf disable_easf is_fullscreen is_hdr_on min_viewport_size sdr_white_level_nits transform regamma_params transform_funcs transform_reset transform_set_scaler transform_set_pixel_storage_depth transform_get_optimal_number_of_taps transform_set_gamut_remap opp_set_csc_default opp_set_csc_adjustment opp_power_on_regamma_lut opp_program_regamma_lut opp_configure_regamma_lut opp_program_regamma_lutb_settings opp_program_regamma_luta_settings opp_program_regamma_pwl opp_set_regamma_mode ipp_set_degamma ipp_program_input_lut ipp_program_degamma_pwl ipp_setup ipp_full_bypass set_cursor_attributes dpp_caps dscl_data_proc_format max_lb_partitions dscl_calc_lb_num_partitions graphics_gamut_adjust_type GRAPHICS_GAMUT_ADJUST_TYPE_BYPASS GRAPHICS_GAMUT_ADJUST_TYPE_HW GRAPHICS_GAMUT_ADJUST_TYPE_SW xfm_grph_csc_adjustment scaling_ratios sharpness_adj line_buffer_params pixel_expan_mode interleave_en dynamic_pixel_depth scl_inits scaler_data sharpness lb_params bit_depth_reduction_params r_seed_value b_seed_value g_seed_value dscl_data_processing_format DSCL_DATA_PRCESSING_FIXED_FORMAT DSCL_DATA_PRCESSING_FLOAT_FORMAT mpc_output_csc_mode MPC_OUTPUT_CSC_DISABLE MPC_OUTPUT_CSC_COEF_A MPC_OUTPUT_CSC_COEF_B mpcc_alpha_blend_mode MPCC_ALPHA_BLEND_MODE_PER_PIXEL_ALPHA MPCC_ALPHA_BLEND_MODE_PER_PIXEL_ALPHA_COMBINED_GLOBAL_GAIN MPCC_ALPHA_BLEND_MODE_GLOBAL_ALPHA mpcc_movable_cm_location MPCC_MOVABLE_CM_LOCATION_BEFORE MPCC_MOVABLE_CM_LOCATION_AFTER MCM_LUT_XABLE MCM_LUT_DISABLE MCM_LUT_DISABLED MCM_LUT_ENABLE MCM_LUT_ENABLED MCM_LUT_ID MCM_LUT_3DLUT MCM_LUT_1DLUT MCM_LUT_SHAPER mcm_lut_params pwl mpcc_blnd_cfg black_color alpha_mode pre_multiplied_alpha global_gain global_alpha overlap_only bottom_gain_mode background_color_bpc top_gain bottom_inside_gain bottom_outside_gain mpc_grph_gamut_adjustment mpcc_gamut_remap_block_id mpcc_sm_cfg sm_mode frame_alt field_alt force_next_frame_porlarity force_next_field_polarity mpc_denorm_clamp clamp_max_r_cr clamp_min_r_cr clamp_max_g_y clamp_min_g_y clamp_max_b_cb clamp_min_b_cb mpc_dwb_flow_control flow_ctrl_mode flow_ctrl_cnt0 flow_ctrl_cnt1 mpcc mpcc_id dpp_id mpcc_bot blnd_cfg sm_cfg shared_bottom mpc_tree opp_id opp_list mpcc_array blender_params cm_bypass_mode mpc_funcs read_mpcc_state insert_plane remove_mpcc mpc_init mpc_init_single_inst update_blending cursor_lock insert_plane_to_secondary remove_mpcc_from_secondary get_mpcc_for_dpp_from_secondary get_mpcc_for_dpp assert_mpcc_idle_before_connect init_mpcc_list_from_hw set_denorm set_denorm_clamp set_output_csc set_ocsc_default set_output_gamma power_on_mpc_mem_pwr set_dwb_mux disable_dwb_mux is_dwb_idle set_out_rate_control set_gamut_remap program_1dlut program_shaper acquire_rmu program_3dlut release_rmu get_mpc_out_mux set_bg_color set_mpc_mem_lp_mode set_movable_cm_location update_3dlut_fast_load_select get_3dlut_fast_load_status populate_lut program_lut_read_write_control program_lut_mode program_3dlut_size mpcc_state bot_mpcc_id shaper_lut_mode lut3d_mode lut3d_bit_depth lut3d_size rgam_mode rgam_lut gamut_remap clamping_range CLAMPING_FULL_RANGE CLAMPING_LIMITED_RANGE_8BPC CLAMPING_LIMITED_RANGE_10BPC CLAMPING_LIMITED_RANGE_12BPC CLAMPING_LIMITED_RANGE_PROGRAMMABLE clamping_and_pixel_encoding_params clamping_level c_depth TRUNCATE_ENABLED TRUNCATE_DEPTH TRUNCATE_MODE SPATIAL_DITHER_ENABLED SPATIAL_DITHER_DEPTH SPATIAL_DITHER_MODE RGB_RANDOM FRAME_RANDOM HIGHPASS_RANDOM FRAME_MODULATION_ENABLED FRAME_MODULATION_DEPTH TEMPORAL_LEVEL FRC25 FRC50 FRC75 output_pixel_processor mpc_tree_params mpcc_disconnect_pending dyn_expansion opp_funcs opp_program_fmt opp_set_dyn_expansion opp_program_bit_depth_reduction opp_get_underlay_adjustment_range opp_destroy opp_program_stereo opp_pipe_clock_control opp_set_disp_pattern_generator opp_program_dpg_dimensions dpg_is_blanked dpg_is_pending opp_dpg_set_blank_color opp_program_left_edge_extra_pixel opp_get_left_edge_extra_pixel_count hw_adjustment_range hw_default ovl_csc_adjust_item OVERLAY_BRIGHTNESS OVERLAY_GAMMA OVERLAY_CONTRAST OVERLAY_SATURATION OVERLAY_HUE OVERLAY_ALPHA OVERLAY_ALPHA_PER_PIX OVERLAY_COLOR_TEMPERATURE as_signal_type AS_SIGNAL_TYPE_NONE AS_SIGNAL_TYPE_DVI AS_SIGNAL_TYPE_HDMI AS_SIGNAL_TYPE_LVDS AS_SIGNAL_TYPE_DISPLAY_PORT AS_SIGNAL_TYPE_GPU_PLL AS_SIGNAL_TYPE_XGMI AS_SIGNAL_TYPE_UNKNOWN bp_result BP_RESULT_OK BP_RESULT_BADINPUT BP_RESULT_BADBIOSTABLE BP_RESULT_UNSUPPORTED BP_RESULT_NORECORD BP_RESULT_FAILURE bp_encoder_control_action ENCODER_CONTROL_DISABLE ENCODER_CONTROL_ENABLE ENCODER_CONTROL_SETUP ENCODER_CONTROL_INIT bp_transmitter_control_action TRANSMITTER_CONTROL_DISABLE TRANSMITTER_CONTROL_ENABLE TRANSMITTER_CONTROL_BACKLIGHT_OFF TRANSMITTER_CONTROL_BACKLIGHT_ON TRANSMITTER_CONTROL_BACKLIGHT_BRIGHTNESS TRANSMITTER_CONTROL_LCD_SETF_TEST_START TRANSMITTER_CONTROL_LCD_SELF_TEST_STOP TRANSMITTER_CONTROL_INIT TRANSMITTER_CONTROL_DEACTIVATE TRANSMITTER_CONTROL_ACTIAVATE TRANSMITTER_CONTROL_SETUP TRANSMITTER_CONTROL_SET_VOLTAGE_AND_PREEMPASIS TRANSMITTER_CONTROL_POWER_ON TRANSMITTER_CONTROL_POWER_OFF bp_pipe_control_action ASIC_PIPE_DISABLE ASIC_PIPE_ENABLE ASIC_PIPE_INIT bp_encoder_control lanes_number enable_dp_audio bp_transmitter_control hpd_sel txffe_sel hpo_engine_id connector_obj_id lane_select lane_settings multi_path single_pll_mode timing_flags PIXEL_REPETITION bp_hw_crtc_timing_parameters h_overscan_left h_overscan_right h_sync_start v_overscan_top v_overscan_bottom v_sync_start bp_adjust_pixel_clock_parameters encoder_object_id adjusted_pixel_clock reference_divider pixel_clock_post_divider ss_enable program_pixel_clock_flags FORCE_PROGRAMMING_OF_PLL USE_E_CLOCK_AS_SOURCE_FOR_D_CLOCK SET_EXTERNAL_REF_DIV_SRC SET_DISPCLK_DFS_BYPASS PROGRAM_PHY_PLL_ONLY SUPPORT_YUV_420 SET_XTALIN_REF_SRC SET_GENLOCK_REF_DIV_SRC bp_pixel_clock_parameters target_pixel_clock_100hz feedback_divider fractional_feedback_divider dfs_bypass_display_clock bp_dce_clock_type DCECLOCK_TYPE_DISPLAY_CLOCK DCECLOCK_TYPE_DPREFCLK set_dce_clock_flags USE_GENERICA_AS_SOURCE_FOR_DPREFCLK USE_XTALIN_AS_SOURCE_FOR_DPREFCLK USE_PCIE_AS_SOURCE_FOR_DPREFCLK USE_GENLOCK_AS_SOURCE_FOR_DPREFCLK bp_set_dce_clock_parameters target_clock_frequency spread_spectrum_flags CENTER_SPREAD EXTERNAL_SS DS_TYPE feedback_amount nfrac_amount ds_frac_size ver1 bp_spread_spectrum_parameters ds_frac_amount bp_disp_connector_caps_info INTERNAL_DISPLAY INTERNAL_DISPLAY_BL bp_encoder_cap_info DP_HBR2_CAP DP_HBR2_EN DP_HBR3_EN HDMI_6GB_EN IS_DP2_CAPABLE DP_UHBR10_EN DP_UHBR13_5_EN DP_UHBR20_EN DP_IS_USB_C bp_soc_bb_info dram_clock_change_latency_100ns dram_sr_exit_latency_100ns dram_sr_enter_exit_latency_100ns bp_connector_speed_cap_info pixel_clk_flags ENABLE_SS DISPLAY_BLANKED PROGRAM_PIXEL_CLOCK PROGRAM_ID_CLOCK SUPPORT_YCBCR420 csdp_ref_clk_ds_params hw_dso_n_dp_ref_clk avg_dp_ref_clk_khz ss_percentage_on_dp_ref_clk ss_percentage_divider pixel_clk_params requested_pix_clk_100hz requested_sym_clk dp_ref_clk de_spread_params dio_se_pix_per_cycle pll_settings actual_pix_clk_100hz adjusted_pix_clk_100hz calculated_pix_clk_100hz vco_freq fract_feedback_divider pix_clk_post_divider ss_percentage use_external_clk clock_source_funcs cs_power_down program_pix_clk get_pix_clk_dividers get_pixel_clk_frequency_100hz override_dp_pix_clk clock_source dp_clk_src crtc_position vertical_count horizontal_count nominal_vcount dcp_gsl_params gsl_group gsl_master gsl_params gsl0_en gsl1_en gsl2_en gsl_master_en gsl_master_mode master_update_lock_gsl_en gsl_window_start_x gsl_window_end_x gsl_window_start_y gsl_window_end_y drr_params vertical_total_min vertical_total_max vertical_total_mid vertical_total_mid_frame_num immediate_flip long_vtotal_params vertical_blank_start crtc_state CRTC_STATE_VBLANK CRTC_STATE_VACTIVE crtc_stereo_flags PROGRAM_STEREO PROGRAM_POLARITY RIGHT_EYE_POLARITY FRAME_PACKED DISABLE_STEREO_DP_SYNC crc_selection UNION_WINDOW_A_B UNION_WINDOW_A_NOT_B UNION_WINDOW_NOT_A_B UNION_WINDOW_NOT_A_NOT_B INTERSECT_WINDOW_A_B INTERSECT_WINDOW_A_NOT_B INTERSECT_WINDOW_NOT_A_B INTERSECT_WINDOW_NOT_A_NOT_B otg_out_mux_dest OUT_MUX_DIO OUT_MUX_HPO_DP crc_params windowa_x_start windowa_x_end windowa_y_start windowa_y_end windowb_x_start windowb_x_end windowb_y_start windowb_y_end selection dsc_mode odm_mode continuous_mode crc_eng_inst dcn_otg_state v_blank_start v_blank_end v_sync_a_pol v_total_min_sel v_total_max_sel v_sync_a_start v_sync_a_end h_blank_start h_blank_end h_sync_a_start h_sync_a_end h_sync_a_pol underflow_occurred_status otg_enabled blank_enabled vertical_interrupt1_en vertical_interrupt1_line vertical_interrupt2_en vertical_interrupt2_line vertical_interrupt2_dest otg_master_update_lock otg_double_buffer_control timing_generator timing_generator_funcs validate_timing program_timing setup_vertical_interrupt0 setup_vertical_interrupt1 setup_vertical_interrupt2 enable_crtc disable_crtc phantom_crtc_post_enable disable_phantom_crtc immediate_disable_crtc is_counter_moving get_position get_frame_count get_scanoutpos get_otg_active_size is_matching_timing set_early_control wait_for_state set_blank is_blanked set_overscan_blank_color set_blank_color set_colors disable_vga did_triggered_reset_occur setup_global_swap_lock lock_doublebuffer_disable lock_doublebuffer_enable triplebuffer_unlock triplebuffer_lock enable_reset_trigger enable_crtc_reset disable_reset_trigger tear_down_global_swap_lock enable_advanced_request set_drr set_vtotal_min_max get_last_used_drr_vtotal set_static_screen_control set_test_pattern arm_vert_intr program_global_sync enable_optc_clock program_stereo is_stereo_left_eye set_blank_data_double_buffer tg_init is_tg_enabled is_optc_underflow_occurred clear_optc_underflow set_dwb_source get_optc_source is_two_pixels_per_container configure_crc get_crc program_manual_trigger setup_manual_trigger get_hw_timing set_vtg_params set_dsc_config get_dsc_status set_odm_bypass set_odm_combine get_odm_combine_segments set_h_timing_div_manual_mode set_gsl set_gsl_source_select set_out_mux set_drr_trigger_window set_vtotal_change_limit align_vblanks validate_vmin_vmax validate_vtotal_change_limit init_odm wait_drr_doublebuffer_pending_clear set_long_vtotal wait_odm_doublebuffer_pending_clear get_optc_double_buffer_pending get_otg_double_buffer_pending get_pipe_update_pending set_vupdate_keepout wait_update_lock_status read_otg_state encoder_init_data hpd_source IS_HBR2_CAPABLE IS_HBR3_CAPABLE IS_TPS3_CAPABLE IS_TPS4_CAPABLE IS_UHBR10_CAPABLE IS_UHBR13_5_CAPABLE IS_UHBR20_CAPABLE encoder_feature_support max_hdmi_deep_color max_hdmi_pixel_clock hdmi_ycbcr420_supported dp_ycbcr420_supported fec_supported link_encoder aux_channel_offset output_signals preferred_engine usbc_combo_phy link_encoder_funcs read_state validate_output_with_stream enable_tmds_output enable_dp_output enable_dp_mst_output enable_lvds_output disable_output dp_set_lane_settings dp_set_phy_pattern update_mst_stream_allocation_table psr_program_dp_dphy_fast_training psr_program_secondary_packet connect_dig_be_to_fe is_dig_enabled get_dig_frontend fec_set_enable fec_set_ready fec_is_active is_in_alt_mode get_max_link_cap get_dig_mode set_dio_phy_mux enable_dpia_output disable_dpia_output link_enc_state dphy_fec_en dphy_fec_ready_shadow dphy_fec_active_status dp_link_training_complete encoder_type_select ENCODER_TYPE_DIG ENCODER_TYPE_HDMI_FRL ENCODER_TYPE_DP_128B132B encoder_set_dp_phy_pattern_param dp_phy_pattern custom_pattern custom_pattern_size link_enc_assignment ep_id link_enc_cfg_mode LINK_ENC_CFG_STEADY LINK_ENC_CFG_TRANSIENT hpo_dp_link_enc_state link_enc_enabled stream_src vc_rate_x vc_rate_y hpo_dp_link_encoder hpo_dp_link_encoder_funcs enable_link_phy disable_link_phy link_enable link_disable set_link_test_pattern update_stream_allocation_table set_throttled_vcp_size set_ffe subvp_pipe_control_lock_fast_params subvp_immediate_flip pipe_control_lock_params pipe_ctx plane_state plane_res stream_res link_res link_config pipe_idx_syncd top_pipe bottom_pipe next_odm_pipe prev_odm_pipe dlg_regs ttu_regs rq_regs pipe_dlg_param dml_rq_param dml_dlg_sys_param dml_input det_buffer_size_kb unbounded_req surface_size_in_mall_bytes hubp_regs mcache_regs global_sync dwbc mcif_wb p_state_type visual_confirm_color has_vactive_margin subvp_index pixel_rate_divider hblank_borrow set_flip_control_gsl_params program_triplebuffer_params enableTripleBuffer update_plane_addr_params set_input_transfer_func_params dc_plane_state dcc gamma_correction in_transfer_func bias_and_scale input_csc_color_matrix coeff_reduction_factor hdr_static_ctx in_shaper_func blend_tf gamcor_tf stereo_format is_tiling_rotated per_pixel_alpha global_alpha_value layer_index flip_int_enabled skip_manual_trigger force_full_update is_statically_allocated mcm_shaper_3dlut_setting mcm_lut1d_enable mcm_luts lut_bank_a mcm_location cursor_csc_color_matrix adaptive_sharpness_en adaptive_sharpness_policy program_gamut_remap_params program_manual_trigger_params send_dmcub_cmd_params wait_type dmub_rb_cmd cmd_common read_modify_write reg_field_update_seq burst_write reg_wait digx_encoder_control enable_disp_power_gating dpphy_init dig1_transmitter_control domain_control psr_set_version psr_copy_settings psr_enable psr_set_level psr_force_static update_dirty_rect update_cursor_info lock_hw psr_set_vtotal psr_set_power_opt PLAT_54186_wa mall cab fw_assisted_mclk_switch_v2 dcn_restore notify_clocks abm_set_pipe abm_set_backlight abm_set_level abm_set_ambient_level abm_set_pwm_frac abm_init_config abm_pause abm_save_restore abm_query_caps abm_get_ace_curve abm_set_event dp_aux_access outbox1_enable query_feature_caps drr_update fw_assisted_mclk_switch lvtma_control query_dp_alt set_phy_fsm dig1_dpia_control set_config_access set_mst_alloc_slots set_tps_notification edid_cea query_hpd secure_display dpia_hpd_int_enable idle_opt_notify_idle idle_opt_set_dc_power_state replay_copy_settings replay_enable replay_set_power_opt replay_set_coasting_vtotal replay_set_power_opt_and_coasting_vtotal replay_set_timing_sync replay_set_frameupdate_timer replay_set_pseudo_vtotal replay_disabled_adaptive_sync_sdp replay_set_general_cmd assr_enable fams2_config fams2_drr_update fams2_flip fused_io setup_dpp_params program_bias_and_scale_params set_output_transfer_func_params update_visual_confirm_params power_on_mpc_mem_pwr_params set_output_csc_params ocsc_mode set_ocsc_default_params subvp_save_surf_addr wait_for_dcc_meta_propagation_params top_pipe_to_program fams2_global_control_lock_fast_params is_required block_sequence_params block_sequence_func DMUB_SUBVP_PIPE_CONTROL_LOCK_FAST OPTC_PIPE_CONTROL_LOCK HUBP_SET_FLIP_CONTROL_GSL HUBP_PROGRAM_TRIPLEBUFFER HUBP_UPDATE_PLANE_ADDR DPP_SET_INPUT_TRANSFER_FUNC DPP_PROGRAM_GAMUT_REMAP OPTC_PROGRAM_MANUAL_TRIGGER DMUB_SEND_DMCUB_CMD DPP_SETUP_DPP DPP_PROGRAM_BIAS_AND_SCALE DPP_SET_OUTPUT_TRANSFER_FUNC MPC_UPDATE_VISUAL_CONFIRM MPC_POWER_ON_MPC_MEM_PWR MPC_SET_OUTPUT_CSC MPC_SET_OCSC_DEFAULT DMUB_SUBVP_SAVE_SURF_ADDR HUBP_WAIT_FOR_DCC_META_PROP DMUB_FAMS2_GLOBAL_CONTROL_LOCK_FAST block_sequence hw_sequencer_funcs hardware_release edp_power_control edp_wait_for_hpd_ready edp_wait_for_T12 power_down_on_boot enable_accelerated_mode apply_ctx_to_hw disable_pixel_data apply_ctx_for_surface program_front_end_for_ctx wait_for_pending_cleared post_unlock_program_front_end update_plane_addr update_dchub wait_for_mpcc_disconnect edp_backlight_control program_triplebuffer update_pending_status update_dsc_pg clear_surface_dcc_and_tiling pipe_control_lock interdependent_update_lock set_flip_control_gsl get_vupdate_offset_from_vsync calc_vupdate_position enable_per_frame_crtc_position_reset enable_timing_synchronization enable_vblanks_synchronization setup_periodic_interrupt enable_stream disable_stream blank_stream unblank_stream prepare_bandwidth update_bandwidth optimize_bandwidth set_avmute send_immediate_sdp_message update_info_frame set_dmdata_attributes program_dmdata_engine dmdata_status_done set_cursor_position set_cursor_attribute set_cursor_sdr_white_level program_gamut_remap program_output_csc trigger_3dlut_dma_load init_sys_ctx init_vm_ctx update_writeback enable_writeback disable_writeback set_clock get_clock optimize_pwr_state exit_optimized_pwr_state calculate_pix_rate_divider enable_audio_stream disable_audio_stream setup_stereo log_hw_state log_color_state get_hw_state clear_status_bits set_backlight_level set_abm_immediate_disable set_pipe enable_dp_link_output enable_tmds_link_output enable_lvds_link_output disable_link_output get_dcc_en_bits apply_idle_power_optimizations does_plane_fit_in_mall commit_subvp_config enable_phantom_streams disable_phantom_streams subvp_pipe_control_lock subvp_pipe_control_lock_fast z10_restore z10_save_init is_abm_supported set_disp_pattern_generator blank_phantom update_visual_confirm_color update_phantom_vp_position apply_update_flags_for_phantom calc_blocks_to_gate calc_blocks_to_ungate hw_block_power_up hw_block_power_down root_clock_control is_pipe_topology_transition_seamless wait_for_dcc_meta_propagation fams2_global_control_lock fams2_update_config fams2_global_control_lock_fast program_outstanding_updates setup_hpo_hw_control wait_for_all_pending_updates detect_pipe_changes enable_plane update_dchubp_dpp post_unlock_reset_opp stream_status phantom_streams phantom_planes stream_mask phantom_stream_count phantom_plane_count res_ctx pp_display_cfg dcn_bw_vars bw_ctx block_sequence_steps dc_dmub_cmd dmub_cmd_count perf_params dce_hwseq dchub_init_data zfb_phys_addr_base zfb_mc_base_addr zfb_size_in_byte fb_mode dchub_initialzied dchub_info_valid resource_pool mis hubps ipps transforms dpps opps timing_generators hubbub pp_smu engines hw_i2cs sw_i2cs i2c_hw_buffer_in_use gsl_groups dscs pipe_count underlay_pipe_index stream_enc_count link_encoders dig_link_enc_count usb4_dpia_count hpo_dp_stream_enc_count hpo_dp_link_enc_count hpo_dp_link_enc mpc_lut mpc_shaper ref_clocks timing_generator_count mpcc_count writeback_pipe_count dp_clock_source clock_sources clk_src_count audios audio_count audio_support dccg pg_cntl abm multiple_abms res_cap oem_device dc_static_screen_params num_frames dc_phy_addr_space_config system_aperture gart_config is_hvm_enabled page_table_default_page_addr dc_virtual_addr_space_config page_table_start_addr page_table_end_addr page_table_block_size_in_bytes page_table_depth dc_writeback_info dwb_pipe_inst dwb_params writeback_source_plane mpcc_inst link_resource dio_link_enc pg_block_update pg_pipe_res_update pg_res_update dc_vbios_funcs get_connectors_number get_connector_id get_src_obj get_i2c_info get_hpd_info get_device_tag get_spread_spectrum_info get_ss_entry_number get_embedded_panel_info get_gpio_pin_info get_encoder_cap_info is_accelerated_mode set_scratch_critical_state is_device_id_supported encoder_control transmitter_control enable_spread_spectrum_on_ppll program_crtc_timing program_display_engine_pll bios_parser_destroy get_board_layout_info pack_data_tables get_atom_dc_golden_table enable_lvtma_control get_soc_bb_info get_disp_connector_caps_info get_lttpr_caps get_lttpr_interop get_connector_speed_cap_info bios_registers BIOS_SCRATCH_3 BIOS_SCRATCH_6 fbc_compress_ratio FBC_COMPRESS_RATIO_INVALID FBC_COMPRESS_RATIO_1TO1 FBC_COMPRESS_RATIO_2TO1 FBC_COMPRESS_RATIO_4TO1 FBC_COMPRESS_RATIO_8TO1 fbc_physical_address compr_addr_and_pitch_params source_view_width source_view_height compressor_funcs power_up_fbc enable_fbc disable_fbc set_fbc_invalidation_triggers surface_address_and_pitch is_fbc_enabled_in_hw attached_inst compr_surface_address embedded_panel_h_size embedded_panel_v_size memory_bus_width banks_num channel_interleave_size dram_channels_num preferred_requested_size lpt_channels_num min_compress_ratio FBC_SUPPORT FB_POOL DYNAMIC_ALLOC LPT_SUPPORT LPT_MC_CONFIG DUMMY_BACKEND CLK_GATING_DISABLED dmcu_state DMCU_UNLOADED DMCU_LOADED_UNINITIALIZED DMCU_RUNNING dmcu_version abm_version build_version cached_wait_loop_number psp_version auto_load_dmcu dmcu_funcs dmcu_init load_iram set_psr_enable setup_psr get_psr_state set_psr_wait_loop get_psr_wait_loop is_dmcu_initialized lock_phy unlock_phy send_edid_cea recv_amd_vsdb recv_edid_cea_ack output_encoder_class dm_dp dm_hdmi dm_wb dm_edp dm_dp2p0 output_format_class dm_444 dm_420 dm_n422 dm_s422 source_format_class dm_444_16 dm_444_32 dm_444_64 dm_420_8 dm_420_10 dm_420_12 dm_422_8 dm_422_10 dm_444_8 dm_mono_8 dm_mono_16 dm_rgbe dm_rgbe_alpha scan_direction_class dm_horz dm_vert dm_swizzle_mode dm_sw_linear dm_sw_256b_s dm_sw_256b_d dm_sw_SPARE_0 dm_sw_SPARE_1 dm_sw_4kb_s dm_sw_4kb_d dm_sw_SPARE_2 dm_sw_SPARE_3 dm_sw_64kb_s dm_sw_64kb_d dm_sw_SPARE_4 dm_sw_SPARE_5 dm_sw_var_s dm_sw_var_d dm_sw_SPARE_6 dm_sw_SPARE_7 dm_sw_64kb_s_t dm_sw_64kb_d_t dm_sw_SPARE_10 dm_sw_SPARE_11 dm_sw_4kb_s_x dm_sw_4kb_d_x dm_sw_SPARE_12 dm_sw_SPARE_13 dm_sw_64kb_s_x dm_sw_64kb_d_x dm_sw_64kb_r_x dm_sw_SPARE_15 dm_sw_var_s_x dm_sw_var_d_x dm_sw_var_r_x dm_sw_gfx7_2d_thin_l_vp dm_sw_gfx7_2d_thin_gl clock_change_support dm_dram_clock_change_uninitialized dm_dram_clock_change_vactive dm_dram_clock_change_vblank dm_dram_clock_change_vactive_w_mall_full_frame dm_dram_clock_change_vactive_w_mall_sub_vp dm_dram_clock_change_vblank_w_mall_full_frame dm_dram_clock_change_vblank_w_mall_sub_vp dm_dram_clock_change_unsupported mpc_combine_affinity dm_mpc_always_when_possible dm_mpc_reduce_voltage dm_mpc_reduce_voltage_and_clocks dm_mpc_never self_refresh_affinity dm_try_to_allow_self_refresh_and_mclk_switch dm_allow_self_refresh_and_mclk_switch dm_allow_self_refresh dm_neither_self_refresh_nor_mclk_switch dm_validation_status DML_VALIDATION_OK DML_FAIL_SCALE_RATIO_TAP DML_FAIL_SOURCE_PIXEL_FORMAT DML_FAIL_VIEWPORT_SIZE DML_FAIL_TOTAL_V_ACTIVE_BW DML_FAIL_DIO_SUPPORT DML_FAIL_NOT_ENOUGH_DSC DML_FAIL_DSC_CLK_REQUIRED DML_FAIL_DSC_VALIDATION_FAILURE DML_FAIL_URGENT_LATENCY DML_FAIL_REORDERING_BUFFER DML_FAIL_DISPCLK_DPPCLK DML_FAIL_TOTAL_AVAILABLE_PIPES DML_FAIL_NUM_OTG DML_FAIL_WRITEBACK_MODE DML_FAIL_WRITEBACK_LATENCY DML_FAIL_WRITEBACK_SCALE_RATIO_TAP DML_FAIL_CURSOR_SUPPORT DML_FAIL_PITCH_SUPPORT DML_FAIL_PTE_BUFFER_SIZE DML_FAIL_HOST_VM_IMMEDIATE_FLIP DML_FAIL_DSC_INPUT_BPC DML_FAIL_PREFETCH_SUPPORT DML_FAIL_V_RATIO_PREFETCH DML_FAIL_P2I_WITH_420 DML_FAIL_DSC_ONLY_IF_NECESSARY_WITH_BPP DML_FAIL_NOT_DSC422_NATIVE DML_FAIL_ODM_COMBINE4TO1 DML_FAIL_ENOUGH_WRITEBACK_UNITS DML_FAIL_VIEWPORT_EXCEEDS_SURFACE DML_FAIL_DYNAMIC_METADATA DML_FAIL_FMT_BUFFER_EXCEEDED writeback_config dm_normal dm_whole_buffer_for_single_stream_no_interleave dm_whole_buffer_for_single_stream_interleave odm_combine_mode dm_odm_combine_mode_disabled dm_odm_combine_mode_2to1 dm_odm_combine_mode_4to1 dm_odm_split_mode_1to2 dm_odm_mode_mso_1to2 dm_odm_mode_mso_1to4 odm_combine_policy dm_odm_combine_policy_dal dm_odm_combine_policy_none dm_odm_combine_policy_2to1 dm_odm_combine_policy_4to1 dm_odm_split_policy_1to2 dm_odm_mso_policy_1to2 dm_odm_mso_policy_1to4 immediate_flip_requirement dm_immediate_flip_not_required dm_immediate_flip_required dm_immediate_flip_opportunistic unbounded_requesting_policy dm_unbounded_requesting dm_unbounded_requesting_edp_only dm_unbounded_requesting_disable dm_rotation_angle dm_rotation_0 dm_rotation_90 dm_rotation_180 dm_rotation_270 dm_rotation_0m dm_rotation_90m dm_rotation_180m dm_rotation_270m dm_use_mall_for_pstate_change_mode dm_use_mall_pstate_change_disable dm_use_mall_pstate_change_full_frame dm_use_mall_pstate_change_sub_viewport dm_use_mall_pstate_change_phantom_pipe dm_use_mall_for_static_screen_mode dm_use_mall_static_screen_disable dm_use_mall_static_screen_optimize dm_use_mall_static_screen_enable dm_output_link_dp_rate dm_dp_rate_na dm_dp_rate_hbr dm_dp_rate_hbr2 dm_dp_rate_hbr3 dm_dp_rate_uhbr10 dm_dp_rate_uhbr13p5 dm_dp_rate_uhbr20 dm_fclock_change_support dm_fclock_change_vactive dm_fclock_change_vblank dm_fclock_change_unsupported dm_prefetch_modes dm_prefetch_support_uclk_fclk_and_stutter_if_possible dm_prefetch_support_uclk_fclk_and_stutter dm_prefetch_support_fclk_and_stutter dm_prefetch_support_stutter dm_prefetch_support_none dm_output_type dm_output_type_unknown dm_output_type_dp dm_output_type_edp dm_output_type_dp2p0 dm_output_type_hdmi dm_output_type_hdmifrl dm_output_rate dm_output_rate_unknown dm_output_rate_dp_rate_hbr dm_output_rate_dp_rate_hbr2 dm_output_rate_dp_rate_hbr3 dm_output_rate_dp_rate_uhbr10 dm_output_rate_dp_rate_uhbr13p5 dm_output_rate_dp_rate_uhbr20 dm_output_rate_hdmi_rate_3x3 dm_output_rate_hdmi_rate_6x3 dm_output_rate_hdmi_rate_6x4 dm_output_rate_hdmi_rate_8x4 dm_output_rate_hdmi_rate_10x4 dm_output_rate_hdmi_rate_12x4 _vcs_dpi_voltage_scaling_st phyclk_d18_mhz phyclk_d32_mhz dram_bw_per_chan_gbps dtbclk_mhz net_bw_in_kbytes_sec soc_bounding_box_st _vcs_dpi_soc_bounding_box_st sr_exit_z8_time_us sr_enter_plus_exit_z8_time_us usr_retraining_latency_us smn_latency_us fclk_change_latency_us mall_allocated_for_dcn_mbytes pct_ideal_fabric_bw_after_urgent pct_ideal_dram_bw_after_urgent_strobe max_avg_fabric_bw_use_normal_percent max_avg_dram_bw_use_normal_strobe_percent allow_for_pstate_or_stutter_in_vblank_final dram_clock_change_requirement_final pct_ideal_sdp_bw_after_urgent hostvm_min_page_size_bytes gpuvm_min_page_size_bytes dummy_pstate_latency_us min_dcfclk do_urgent_latency_adjustment urgent_latency_adjustment_fabric_clock_component_us urgent_latency_adjustment_fabric_clock_reference_mhz disable_dram_clock_change_vactive_support allow_dram_clock_one_display_vactive allow_dram_self_refresh_or_dram_clock_change_in_vblank max_vratio_pre ip_params_st _vcs_dpi_ip_params_st use_min_dcfclk clamp_min_dcfclk gpuvm_enable hostvm_enable dsc422_native_support gpuvm_max_page_table_levels hostvm_max_page_table_levels hostvm_cached_page_table_levels pte_group_size_bytes max_inter_dcn_tile_repeaters num_dsc odm_capable rob_buffer_size_kbytes det_buffer_size_kbytes min_comp_buffer_size_kbytes dpte_buffer_size_in_pte_reqs_luma dpte_buffer_size_in_pte_reqs_chroma pde_proc_buffer_size_64k_reqs dpp_output_buffer_pixels opp_output_buffer_lines pixel_chunk_size_kbytes alpha_pixel_chunk_size_kbytes min_pixel_chunk_size_bytes dcc_meta_buffer_size_bytes pte_enable pte_chunk_size_kbytes meta_chunk_size_kbytes min_meta_chunk_size_bytes writeback_chunk_size_kbytes line_buffer_size_bits max_line_buffer_lines writeback_luma_buffer_size_kbytes writeback_chroma_buffer_size_kbytes writeback_chroma_line_buffer_width_pixels writeback_interface_buffer_size_kbytes writeback_line_buffer_buffer_size writeback_10bpc420_supported writeback_max_hscl_ratio writeback_max_vscl_ratio writeback_min_hscl_ratio writeback_min_vscl_ratio maximum_dsc_bits_per_component maximum_pixels_per_line_per_dsc_unit writeback_max_hscl_taps writeback_max_vscl_taps writeback_line_buffer_luma_buffer_size writeback_line_buffer_chroma_buffer_size max_page_table_levels max_num_dpp max_num_otg cursor_chunk_size cursor_buffer_size max_num_wb max_dchub_pscl_bw_pix_per_clk max_pscl_lb_bw_pix_per_clk max_lb_vscl_bw_pix_per_clk max_vscl_hscl_bw_pix_per_clk max_hscl_ratio max_vscl_ratio hscl_mults vscl_mults max_hscl_taps max_vscl_taps xfc_supported ptoi_supported gfx7_compat_tiling_supported odm_combine_4to1_supported dynamic_metadata_vm_enabled max_num_hdmi_frl_outputs xfc_fill_constant_bytes dispclk_ramp_margin_percent xfc_fill_bw_overhead_percent underscan_factor min_vblank_lines dppclk_delay_subtotal dispclk_delay_subtotal dcfclk_cstate_latency dppclk_delay_scl dppclk_delay_scl_lb_only dppclk_delay_cnvc_formatter dppclk_delay_cnvc_cursor is_line_buffer_bpp_fixed line_buffer_fixed_bpp dcc_supported config_return_buffer_size_in_kbytes compressed_buffer_segment_size_in_kbytes meta_fifo_size_in_kentries zero_size_buffer_entries compbuf_reserved_space_64b compbuf_reserved_space_zs IsLineBufferBppFixed LineBufferFixedBpp can_vstartup_lines_exceed_vsync_plus_back_porch_lines_minus_one bug_forcing_LC_req_same_size_fixed number_of_cursors max_num_dp2p0_outputs max_num_dp2p0_streams VBlankNomDefaultUS dsc_delay_factor_wa min_prefetch_in_strobe_us display_pipe_source_params_st _vcs_dpi_display_pipe_source_params_st source_format dcc_fraction_of_zs_req_luma dcc_fraction_of_zs_req_chroma dcc_rate dcc_rate_chroma dcc_use_global unbounded_req_mode gpuvm hostvm gpuvm_levels_force_en gpuvm_levels_force hostvm_levels_force_en hostvm_levels_force source_scan source_rotation det_size_override sw_mode macro_tile_size surface_width_y surface_height_y surface_width_c surface_height_c viewport_width viewport_height viewport_y_y viewport_y_c viewport_width_c viewport_height_c viewport_width_max viewport_height_max viewport_x_y viewport_x_c viewport_stationary dcc_rate_luma gpuvm_min_page_size_kbytes use_mall_for_pstate_change use_mall_for_static_screen force_one_row_for_frame pte_buffer_mode data_pitch data_pitch_c cur0_src_width cur0_bpp cur1_src_width cur1_bpp num_cursors is_hsplit dynamic_metadata_enable dynamic_metadata_lines_before_active dynamic_metadata_xmit_bytes hsplit_grp xfc_enable xfc_slave xfc_params display_output_params_st _vcs_dpi_display_output_params_st output_bpp dsc_input_bpc dsc_enable wb_enable num_active_wb output_type dsc_slices max_audio_sample_rate dp_multistream_id dp_multistream_en scaler_ratio_depth_st _vcs_dpi_scaler_ratio_depth_st hscl_ratio vscl_ratio hscl_ratio_c vscl_ratio_c vinit vinit_c vinit_bot vinit_bot_c lb_depth scl_enable scaler_taps_st _vcs_dpi_scaler_taps_st htaps htaps_c vtaps_c display_pipe_dest_params_st _vcs_dpi_display_pipe_dest_params_st recout_width recout_height full_recout_width full_recout_height hblank_start hblank_end vblank_start vblank_end vfront_porch vblank_nom vactive hactive vstartup_start vupdate_offset vupdate_width vready_offset pstate_keepout pixel_rate_mhz synchronized_vblank_all_planes odm_combine use_maximum_vstartup vtotal_max vtotal_min refresh_rate synchronize_timings drr_display display_pipe_params_st _vcs_dpi_display_pipe_params_st scale_ratio_depth scale_taps display_clocks_and_cfg_st _vcs_dpi_display_clocks_and_cfg_st refclk_mhz display_e2e_pipe_params_st _vcs_dpi_display_e2e_pipe_params_st dout clks_cfg display_data_rq_misc_params_st _vcs_dpi_display_data_rq_misc_params_st full_swath_bytes stored_swath_bytes blk256_height blk256_width req_height req_width display_data_rq_sizing_params_st _vcs_dpi_display_data_rq_sizing_params_st chunk_bytes min_chunk_bytes meta_chunk_bytes min_meta_chunk_bytes mpte_group_bytes dpte_group_bytes display_data_rq_dlg_params_st _vcs_dpi_display_data_rq_dlg_params_st swath_width_ub swath_height req_per_swath_ub meta_pte_bytes_per_frame_ub dpte_req_per_row_ub dpte_groups_per_row_ub dpte_row_height dpte_bytes_per_row_ub meta_chunks_per_row_ub meta_req_per_row_ub meta_row_height meta_bytes_per_row_ub display_rq_dlg_params_st _vcs_dpi_display_rq_dlg_params_st rq_l rq_c display_rq_sizing_params_st _vcs_dpi_display_rq_sizing_params_st display_rq_misc_params_st _vcs_dpi_display_rq_misc_params_st _vcs_dpi_display_rq_params_st yuv420 yuv420_10bpc rgbe_alpha sizing dlg display_dlg_regs_st _vcs_dpi_display_dlg_regs_st refcyc_h_blank_end dlg_vblank_end min_dst_y_next_start min_dst_y_next_start_us refcyc_per_htotal refcyc_x_after_scaler dst_y_after_scaler dst_y_prefetch dst_y_per_vm_vblank dst_y_per_row_vblank dst_y_per_vm_flip dst_y_per_row_flip ref_freq_to_pix_freq vratio_prefetch vratio_prefetch_c refcyc_per_tdlut_group refcyc_per_pte_group_vblank_l refcyc_per_pte_group_vblank_c refcyc_per_meta_chunk_vblank_l refcyc_per_meta_chunk_vblank_c refcyc_per_pte_group_flip_l refcyc_per_pte_group_flip_c refcyc_per_meta_chunk_flip_l refcyc_per_meta_chunk_flip_c dst_y_per_pte_row_nom_l dst_y_per_pte_row_nom_c refcyc_per_pte_group_nom_l refcyc_per_pte_group_nom_c dst_y_per_meta_row_nom_l dst_y_per_meta_row_nom_c refcyc_per_meta_chunk_nom_l refcyc_per_meta_chunk_nom_c refcyc_per_line_delivery_pre_l refcyc_per_line_delivery_pre_c refcyc_per_line_delivery_l refcyc_per_line_delivery_c chunk_hdl_adjust_cur0 chunk_hdl_adjust_cur1 vready_after_vcount0 dst_y_offset_cur0 dst_y_offset_cur1 xfc_reg_transfer_delay xfc_reg_precharge_delay xfc_reg_remote_surface_flip_latency xfc_reg_prefetch_margin dst_y_delta_drq_limit refcyc_per_vm_group_vblank refcyc_per_vm_group_flip refcyc_per_vm_req_vblank refcyc_per_vm_req_flip refcyc_per_vm_dmdata dmdata_dl_delta display_ttu_regs_st _vcs_dpi_display_ttu_regs_st qos_level_low_wm qos_level_high_wm min_ttu_vblank qos_level_flip refcyc_per_req_delivery_l refcyc_per_req_delivery_c refcyc_per_req_delivery_cur0 refcyc_per_req_delivery_cur1 refcyc_per_req_delivery_pre_l refcyc_per_req_delivery_pre_c refcyc_per_req_delivery_pre_cur0 refcyc_per_req_delivery_pre_cur1 qos_level_fixed_l qos_level_fixed_c qos_level_fixed_cur0 qos_level_fixed_cur1 qos_ramp_disable_l qos_ramp_disable_c qos_ramp_disable_cur0 qos_ramp_disable_cur1 display_data_rq_regs_st _vcs_dpi_display_data_rq_regs_st min_chunk_size meta_chunk_size min_meta_chunk_size dpte_group_size mpte_group_size pte_row_height_linear display_rq_regs_st _vcs_dpi_display_rq_regs_st rq_regs_l rq_regs_c drq_expansion_mode prq_expansion_mode mrq_expansion_mode crq_expansion_mode plane1_base_address aperture_low_addr aperture_high_addr _vcs_dpi_display_dlg_sys_params_st t_mclk_wm_us t_urg_wm_us t_sr_wm_us t_extra_us mem_trip_us deepsleep_dcfclk_mhz total_flip_bw total_flip_bytes UrgentWatermark WritebackUrgentWatermark DRAMClockChangeWatermark FCLKChangeWatermark WritebackDRAMClockChangeWatermark WritebackFCLKChangeWatermark StutterExitWatermark StutterEnterPlusExitWatermark Z8StutterExitWatermark Z8StutterEnterPlusExitWatermark USRRetrainingWatermark Watermarks Dppclk Dispclk PixelClock DCFClkDeepSleep DPPPerSurface ScalerEnabled SourceRotation ViewportHeight ViewportHeightChroma BlockWidth256BytesY BlockHeight256BytesY BlockWidth256BytesC BlockHeight256BytesC BlockWidthY BlockHeightY BlockWidthC BlockHeightC InterlaceEnable NumberOfCursors VBlank HTotal HActive DCCEnable ODMMode SourcePixelFormat SurfaceTiling BytePerPixelY BytePerPixelC ProgressiveToInterlaceUnitInOPP VRatio VRatioChroma VTaps VTapsChroma PitchY DCCMetaPitchY PitchC DCCMetaPitchC ViewportStationary ViewportXStart ViewportYStart ViewportXStartC ViewportYStartC FORCE_ONE_ROW_FOR_FRAME SwathHeightY SwathHeightC DmlPipe UrgentLatency ExtraLatency WritebackLatency DRAMClockChangeLatency FCLKChangeLatency SRExitTime SREnterPlusExitTime SRExitZ8Time SREnterPlusExitZ8Time USRRetrainingLatency SMNLatency SOCParametersList _vcs_dpi_display_xfc_params_st xfc_tslv_vready_offset_us xfc_tslv_vupdate_width_us xfc_tslv_vupdate_offset_us xfc_slv_chunk_size_bytes writeback_st wb_src_height wb_src_width wb_dst_width wb_dst_height wb_pixel_format wb_htaps_luma wb_vtaps_luma wb_htaps_chroma wb_vtaps_chroma wb_htaps wb_vtaps wb_hratio wb_vratio display_audio_params_st audio_sample_rate_khz audio_sample_layout DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation dummy_integer_array dummy_single_array dummy_long_array dummy_double_array dummy_boolean_array dummy_boolean dummy_boolean2 dummy_output_encoder_array SurfaceParameters dummy_boolean_array2 ReorderBytes VMDataOnlyReturnBW HostVMInefficiencyFactor myPipe mmSOCParameters dummy_unit_vector dummy_single dummy_dramchange_support dummy_fclkchange_support dummy_USRRetrainingSupport dml32_ModeSupportAndSystemConfigurationFull SurfParameters dummy_single2 mSOCParameters MaximumSwathWidthSupportLuma MaximumSwathWidthSupportChroma DSTYAfterScaler DSTXAfterScaler MaxTotalVActiveRDBandwidth dummy_odm_mode dummy_integer TotalNumberOfActiveOTG TotalNumberOfActiveHDMIFRL TotalNumberOfActiveDP2p0 TotalNumberOfActiveDP2p0Outputs TotalDSCUnitsRequired ReorderingBytes TotalSlots NumberOfDPPDSC NumberOfDPPNoDSC NextPrefetchModeState MPCCombineMethodAsNeededForPStateChangeAndVoltage MPCCombineMethodAsPossible FullFrameMALLPStateMethod SubViewportMALLPStateMethod PhantomPipeMALLPStateMethod NoChroma TotalAvailablePipesSupportNoDSC TotalAvailablePipesSupportDSC ODMModeNoDSC ODMModeDSC RequiredDISPCLKPerSurfaceNoDSC RequiredDISPCLKPerSurfaceDSC BWOfNonCombinedSurfaceOfMaximumBandwidth VMDataOnlyReturnBWPerState dummy_vars vba_vars_st maxMpcComb UseMaximumVStartup MaxVRatioPre WritebackDISPCLK DPPCLKUsingSingleDPPLuma DPPCLKUsingSingleDPPChroma DISPCLKWithRamping DISPCLKWithoutRamping GlobalDPPCLK DISPCLKWithRampingRoundedToDFSGranularity DISPCLKWithoutRampingRoundedToDFSGranularity MaxDispclkRoundedToDFSGranularity DCCEnabledAnyPlane ReturnBandwidthToDCN TotalActiveDPP TotalDCCActiveDPP UrgentRoundTripAndOutOfOrderLatency StutterPeriod FrameTimeForMinFullDETBufferingTime AverageReadBandwidth TotalRowReadBandwidth PartOfBurstThatFitsInROB StutterBurstTime NextPrefetchMode NextMaxVStartup VBlankTime SmallestVBlank AllowForPStateChangeOrStutterInVBlankFinal DCFCLKDeepSleepPerPlane EffectiveDETPlusLBLinesLuma EffectiveDETPlusLBLinesChroma UrgentLatencySupportUsLuma UrgentLatencySupportUsChroma DSCFormatFactor DummyPStateCheck DRAMClockChangeSupportsVActive PrefetchModeSupported PrefetchAndImmediateFlipSupported AllowDRAMSelfRefreshOrDRAMClockChangeInVblank XFCRemoteSurfaceFlipDelay TInitXFill TslvChk SrcActiveDrainRate ImmediateFlipSupported WhenToDoMPCCombine PrefetchERROR VStartupLines ActiveDPPs LBLatencyHidingSourceLinesY LBLatencyHidingSourceLinesC ActiveDRAMClockChangeLatencyMarginPerState ActiveDRAMClockChangeLatencyMargin CachedActiveDRAMClockChangeLatencyMargin MinActiveDRAMClockChangeMargin InitFillLevel FinalFillMargin FinalFillLevel RemainingFillLevel TFinalxFill UrgentLatencyPixelDataOnly UrgentLatencyPixelMixedWithVMData UrgentLatencyVMDataOnly MALLAllocatedForDCNFinal MaxAveragePercentOfIdealFabricBWDisplayCanUseInNormalSystemOperation MaxAveragePercentOfIdealDRAMBWDisplayCanUseInNormalSystemOperationSTROBE PercentOfIdealDRAMBWReceivedAfterUrgLatencySTROBE PercentOfIdealDRAMFabricAndSDPPortBWReceivedAfterUrgLatencyPixelDataOnly PercentOfIdealDRAMFabricAndSDPPortBWReceivedAfterUrgLatencyPixelMixedWithVMData PercentOfIdealDRAMFabricAndSDPPortBWReceivedAfterUrgLatencyVMDataOnly MaxAveragePercentOfIdealSDPPortBWDisplayCanUseInNormalSystemOperation MaxAveragePercentOfIdealDRAMBWDisplayCanUseInNormalSystemOperation NumberOfChannels DRAMChannelWidth FabricDatapathToDCNDataReturn ReturnBusWidth Downspreading DISPCLKDPPCLKDSCCLKDownSpreading DISPCLKDPPCLKVCOSpeed RoundTripPingLatencyCycles UrgentOutOfOrderReturnPerChannel UrgentOutOfOrderReturnPerChannelPixelDataOnly UrgentOutOfOrderReturnPerChannelPixelMixedWithVMData UrgentOutOfOrderReturnPerChannelVMDataOnly VMMPageSize XFCBusTransportTime UseUrgentBurstBandwidth XFCXBUFLatencyTolerance ROBBufferSizeInKByte DETBufferSizeInKByte DETBufferSizeInTime DPPOutputBufferPixels OPPOutputBufferLines PixelChunkSizeInKByte ReturnBW GPUVMEnable HostVMEnable GPUVMMaxPageTableLevels HostVMMaxPageTableLevels HostVMCachedPageTableLevels OverrideGPUVMPageTableLevels OverrideHostVMPageTableLevels MetaChunkSize MinMetaChunkSizeBytes WritebackChunkSize ODMCapability NumberOfDSC LineBufferSize MaxLineBufferLines WritebackInterfaceLumaBufferSize WritebackInterfaceChromaBufferSize WritebackChromaLineBufferWidth WritebackConfiguration MaxDCHUBToPSCLThroughput MaxPSCLToLBThroughput PTEBufferSizeInRequestsLuma PTEBufferSizeInRequestsChroma DISPCLKRampingMargin MaxInterDCNTileRepeaters XFCSupported XFCSlvChunkSize XFCFillBWOverhead XFCFillConstant XFCTSlvVupdateOffset XFCTSlvVupdateWidth XFCTSlvVreadyOffset DPPCLKDelaySubtotal DPPCLKDelaySCL DPPCLKDelaySCLLBOnly DPPCLKDelayCNVCFormater DPPCLKDelayCNVCCursor DISPCLKDelaySubtotal CompressedBufferSegmentSizeInkByteFinal CompbufReservedSpace64B CompbufReservedSpaceZs LineBufferSizeFinal MaximumPixelsPerLinePerDSCUnit AlphaPixelChunkSizeInKByte MinPixelChunkSizeBytes DCCMetaBufferSizeBytes VoltageLevel FabricClock DRAMSpeed DISPCLK SOCCLK DCFCLK MaxTotalDETInKByte MinCompressedBufferSizeInKByte NumberOfActiveSurfaces RefreshRate OutputBPP GPUVMMinPageSizeKBytes SynchronizeTimingsFinal SynchronizeDRRDisplaysForUCLKPStateChangeFinal ForceOneRowForFrame ViewportXStartY DRRDisplay PteBufferMode OutputType OutputRate NumberOfActivePlanes NumberOfDSCSlices ViewportWidth ViewportYStartY HRatio HTAPsChroma VTAPsChroma VTotal VTotal_Max VTotal_Min DPPPerPlane PixelClockBackEnd FECEnable SourceScan WritebackEnable ActiveWritebacksPerPlane WritebackDestinationWidth WritebackDestinationHeight WritebackSourceHeight WritebackPixelFormat WritebackLumaHTaps WritebackLumaVTaps WritebackChromaHTaps WritebackChromaVTaps WritebackHRatio WritebackVRatio VActive ScalerRecoutWidth DynamicMetadataEnable DynamicMetadataLinesBeforeActiveRequired DynamicMetadataTransmittedBytes DCCRate AverageDCCCompressionRate ODMCombineEnabled OutputBpp DSCEnabled DSCInputBitPerComponent OutputFormat Output skip_dio_check BlendingAndTiming SynchronizedVBlank CursorWidth CursorBPP XFCEnabled VBlankNom DisableUnboundRequestIfCompBufReservedSpaceNeedAdjustment ImmediateFlipSupport DETBufferSizeY DETBufferSizeC LBBitPerPixel LastPixelOfLineExtraWatermark TotalDataReadBandwidth TotalActiveWriteback EffectiveLBLatencyHidingSourceLinesLuma EffectiveLBLatencyHidingSourceLinesChroma BandwidthAvailableForImmediateFlip PrefetchMode PrefetchModePerState MinPrefetchMode MaxPrefetchMode AnyLinesForVMOrRowTooLarge MaxVStartup IgnoreViewportPositioning ErrorResult DCFCLKDeepSleep UrgentExtraLatency StutterEfficiency StutterEfficiencyNotIncludingVBlank NonUrgentLatencyTolerance MinActiveDRAMClockChangeLatencySupported Z8StutterEfficiencyBestCase Z8NumberOfStutterBurstsPerFrameBestCase Z8StutterEfficiencyNotIncludingVBlankBestCase StutterPeriodBestCase Watermark DCHUBBUB_ARB_CSTATE_MAX_CAP_MODE CompBufReservedSpaceKBytes CompBufReservedSpace64B CompBufReservedSpaceZs CompBufReservedSpaceNeedAdjustment DISPCLK_calculated DPPCLK_calculated ImmediateFlipSupportedSurface Use_One_Row_For_Frame Use_One_Row_For_Frame_Flip VUpdateOffsetPix VUpdateWidthPix VReadyOffsetPix TotImmediateFlipBytes TCalc cache_pipes cache_num_pipes pipe_plane SupportGFX7CompatibleTilingIn32bppAnd64bpp MaxHSCLRatio MaxVSCLRatio MaxNumWriteback WritebackLumaAndChromaScalingSupported Cursor64BppSupport DCFCLKPerState DCFCLKState FabricClockPerState SOCCLKPerState PHYCLKPerState DTBCLKPerState MaxDppclk MaxDSCCLK DRAMSpeedPerState MaxDispclk VoltageOverrideLevel PHYCLKD32PerState ScaleRatioAndTapsSupport SourceFormatPixelAndScanSupport TotalBandwidthConsumedGBytePerSecond DCCEnabledInAnyPlane WritebackLatencySupport WritebackModeSupport Writeback10bpc420Supported BandwidthSupport TotalNumberOfActiveWriteback CriticalPoint ReturnBWToDCNPerState IsErrorResult prefetch_vm_bw_valid prefetch_row_bw_valid NumberOfOTGSupport NonsupportedDSCInputBPC WritebackScaleRatioAndTapsSupport CursorSupport PitchSupport ValidationStatus P2IWith420 DSCOnlyIfNecessaryWithBPP DSC422NativeNotSupported LinkRateDoesNotMatchDPVersion LinkRateForMultistreamNotIndicated BPPForMultistreamNotIndicated MultistreamWithHDMIOreDP MSOOrODMSplitWithNonDPLink NotEnoughLanesForMSO ViewportExceedsSurface ImmediateFlipRequiredButTheRequirementForEachSurfaceIsNotSpecified ImmediateFlipOrHostVMAndPStateWithMALLFullFrameOrPhantomPipe InvalidCombinationOfMALLUseForPStateAndStaticScreen InvalidCombinationOfMALLUseForPState OutputLinkDPRate PrefetchLinesYThisState PrefetchLinesCThisState meta_row_bandwidth_this_state dpte_row_bandwidth_this_state DPTEBytesPerRowThisState PDEAndMetaPTEBytesPerFrameThisState MetaRowBytesThisState use_one_row_for_frame use_one_row_for_frame_flip use_one_row_for_frame_this_state use_one_row_for_frame_flip_this_state OutputTypeAndRatePerState RequiredDISPCLKPerSurface MacroTileHeightY MacroTileHeightC MacroTileWidthY MacroTileWidthC ImmediateFlipRequiredFinal DCCProgrammingAssumesScanDirectionUnknownFinal EnoughWritebackUnits ODMCombine2To1SupportCheckOK NumberOfDP2p0Support MaxNumDP2p0Streams MaxNumDP2p0Outputs OutputTypePerState OutputRatePerState WritebackLineBufferLumaBufferSize WritebackLineBufferChromaBufferSize WritebackMinHSCLRatio WritebackMinVSCLRatio WritebackMaxHSCLRatio WritebackMaxVSCLRatio WritebackMaxHSCLTaps WritebackMaxVSCLTaps MaxNumDPP MaxNumOTG CursorBufferSize CursorChunkSize Mode OutputLinkDPLanes ForcedOutputLinkBPP ImmediateFlipBW MaxMaxVStartup WritebackLumaVExtra WritebackChromaVExtra WritebackRequiredDISPCLK MaximumSwathWidthSupport MaximumSwathWidthInDETBuffer MaximumSwathWidthInLineBuffer MaxDispclkRoundedDownToDFSGranularity MaxDppclkRoundedDownToDFSGranularity PlaneRequiredDISPCLKWithoutODMCombine PlaneRequiredDISPCLKWithODMCombine PlaneRequiredDISPCLK FECOverhead EffectiveFECOverhead Outbpp OutbppDSC slices SwathWidthGranularityY RoundedUpMaxSwathSizeBytesY SwathWidthGranularityC RoundedUpMaxSwathSizeBytesC EffectiveDETLBLinesLuma EffectiveDETLBLinesChroma ProjectedDCFCLKDeepSleep PDEAndMetaPTEBytesPerFrameY PDEAndMetaPTEBytesPerFrameC MetaRowBytesY MetaRowBytesC DPTEBytesPerRowC DPTEBytesPerRowY TimeCalc TWait MaximumReadBandwidthWithPrefetch MaximumReadBandwidthWithoutPrefetch total_dcn_read_bw_with_flip total_dcn_read_bw_with_flip_no_urgent_burst FractionOfUrgentBandwidth FractionOfUrgentBandwidthImmediateFlip IdealSDPPortBandwidthPerState NoOfDPP NoOfDPPThisState ODMCombineEnablePerState SwathWidthYThisState SwathHeightCPerState SwathHeightYThisState SwathHeightCThisState VRatioPreY VRatioPreC RequiredPrefetchPixelDataBWLuma RequiredPrefetchPixelDataBWChroma RequiredDPPCLK RequiredDPPCLKThisState PTEBufferSizeNotExceededY PTEBufferSizeNotExceededC BandwidthWithoutPrefetchSupported PrefetchSupported VRatioInPrefetchSupported RequiredDISPCLK DISPCLK_DPPCLK_Support TotalAvailablePipesSupport TotalNumberOfActiveDPP TotalNumberOfDCCActiveDPP ModeSupport ReturnBWPerState DIOSupport NotEnoughDSCUnits DSCCLKRequiredMoreThanSupported DTBCLKRequiredMoreThanSupported UrgentRoundTripAndOutOfOrderLatencyPerState ROBSupport DCCMetaBufferSizeSupport PTEBufferSizeNotExceeded TotalVerticalActiveBandwidthSupport MaxTotalVerticalActiveAvailableBandwidth PrefetchBW PDEAndMetaPTEBytesPerFrame MetaRowBytes DPTEBytesPerRow PrefetchLinesY PrefetchLinesC MaxNumSwY MaxNumSwC PrefillY PrefillC LineTimesForPrefetch LinesForMetaPTE LinesForMetaAndDPTERow MinDPPCLKUsingSingleDPP SwathWidthYSingleDPP BytePerPixelInDETY BytePerPixelInDETC RequiresDSC NumberOfDSCSlice RequiresFEC OutputBppPerState DSCDelayPerState ViewportSizeSupport Read256BlockHeightY Read256BlockWidthY Read256BlockHeightC Read256BlockWidthC MaxSwathHeightY MaxSwathHeightC MinSwathHeightY MinSwathHeightC ReadBandwidthLuma ReadBandwidthChroma ReadBandwidth WriteBandwidth PSCL_FACTOR PSCL_FACTOR_CHROMA MaximumVStartup AlignedDCCMetaPitch AlignedYPitch AlignedCPitch MaximumSwathWidth cursor_bw cursor_bw_pre Tno_bw prefetch_vmrow_bw DestinationLinesToRequestVMInImmediateFlip DestinationLinesToRequestRowInImmediateFlip final_flip_bw ImmediateFlipSupportedForState WritebackDelay vm_group_bytes meta_req_height meta_req_width meta_row_width dpte_row_height_chroma meta_req_height_chroma meta_req_width_chroma meta_row_height_chroma meta_row_width_chroma ImmediateFlipSupportedForPipe meta_row_bw dpte_row_bw DisplayPipeLineDeliveryTimeLuma DisplayPipeLineDeliveryTimeChroma DisplayPipeRequestDeliveryTimeLuma DisplayPipeRequestDeliveryTimeChroma DRAMClockChangeSupport UrgentBurstFactorCursor UrgentBurstFactorCursorPre UrgentBurstFactorLuma UrgentBurstFactorLumaPre UrgentBurstFactorChroma UrgentBurstFactorChromaPre MPCCombine SwathWidthCSingleDPP MaximumSwathWidthInLineBufferLuma MaximumSwathWidthInLineBufferChroma MaximumSwathWidthLuma MaximumSwathWidthChroma odm_combine_dummy dummy1 dummy2 dummy3 dummy4 dummy5 dummy6 dummy7 dummy8 dummy13 dummyinteger3 dummyinteger4 dummyinteger5 dummyinteger6 dummyinteger7 dummyinteger8 dummyinteger9 dummyinteger10 dummyinteger11 dummysinglestring SingleDPPViewportSizeSupportPerPlane PlaneRequiredDISPCLKWithODMCombine2To1 PlaneRequiredDISPCLKWithODMCombine4To1 TotalNumberOfSingleDPPPlanes LinkDSCEnable ODMCombine4To1SupportCheckOK ODMCombineEnableThisState SwathWidthCThisState ViewportSizeSupportPerPlane AlignedDCCMetaPitchY AlignedDCCMetaPitchC NotEnoughUrgentLatencyHiding NotEnoughUrgentLatencyHidingPre PTEBufferSizeInRequestsForLuma PTEBufferSizeInRequestsForChroma dpte_group_bytes_chroma vm_group_bytes_chroma dst_x_after_scaler VStartupRequiredWhenNotEnoughTimeForDynamicMetadata PrefetchBandwidth VInitPreFillY VInitPreFillC MaxNumSwathY MaxNumSwathC VStartup AllowDRAMClockChangeDuringVBlank AllowDRAMSelfRefreshDuringVBlank VRatioPrefetchY VRatioPrefetchC DestinationLinesForPrefetch DestinationLinesToRequestVMInVBlank DestinationLinesToRequestRowInVBlank MinTTUVBlank BytePerPixelDETY BytePerPixelDETC SwathWidthY SwathWidthSingleDPPY CursorRequestDeliveryTime CursorRequestDeliveryTimePrefetch ReadBandwidthPlaneLuma ReadBandwidthPlaneChroma DisplayPipeLineDeliveryTimeLumaPrefetch DisplayPipeLineDeliveryTimeChromaPrefetch DisplayPipeRequestDeliveryTimeLumaPrefetch DisplayPipeRequestDeliveryTimeChromaPrefetch PixelPTEBytesPerRow PDEAndMetaPTEBytesFrame MetaRowByte PrefetchSourceLinesY RequiredPrefetchPixDataBWLuma RequiredPrefetchPixDataBWChroma PrefetchSourceLinesC PSCL_THROUGHPUT_LUMA PSCL_THROUGHPUT_CHROMA DSCCLK_calculated DSCDelay MaxVStartupLines DPPCLKUsingSingleDPP DPPCLK DCCYMaxUncompressedBlock DCCYMaxCompressedBlock DCCYIndependent64ByteBlock MaximumDCCCompressionYSurface XFCSlaveVUpdateOffset XFCSlaveVupdateWidth XFCSlaveVReadyOffset XFCTransferDelay XFCPrechargeDelay XFCRemoteSurfaceFlipLatency XFCPrefetchMargin dpte_row_width_luma_ub dpte_row_width_chroma_ub FullDETBufferingTimeY FullDETBufferingTimeC DST_Y_PER_PTE_ROW_NOM_L DST_Y_PER_PTE_ROW_NOM_C DST_Y_PER_META_ROW_NOM_L TimePerMetaChunkNominal TimePerMetaChunkVBlank TimePerMetaChunkFlip swath_width_luma_ub swath_width_chroma_ub PixelPTEReqWidthY PixelPTEReqHeightY PTERequestSizeY PixelPTEReqWidthC PixelPTEReqHeightC PTERequestSizeC time_per_pte_group_nom_luma time_per_pte_group_nom_chroma time_per_pte_group_vblank_luma time_per_pte_group_vblank_chroma time_per_pte_group_flip_luma time_per_pte_group_flip_chroma TimePerVMGroupVBlank TimePerVMGroupFlip TimePerVMRequestVBlank TimePerVMRequestFlip dpde0_bytes_per_frame_ub_l meta_pte_bytes_per_frame_ub_l dpde0_bytes_per_frame_ub_c meta_pte_bytes_per_frame_ub_c LinesToFinishSwathTransferStutterCriticalPlane BytePerPixelYCriticalPlane SwathWidthYCriticalPlane LinesInDETY LinesInDETYRoundedDownToSwath SwathWidthSingleDPPC SwathWidthC dummyinteger1 dummyinteger2 FinalDRAMClockChangeLatency Tdmdl_vm Tdmdl TSetup ThisVStartup WritebackAllowDRAMClockChangeEndPosition DST_Y_PER_META_ROW_NOM_C TimePerChromaMetaChunkNominal TimePerChromaMetaChunkVBlank TimePerChromaMetaChunkFlip DCCCMaxUncompressedBlock DCCCMaxCompressedBlock VStartupMargin NotEnoughTimeForDynamicMetadata MaximumMaxVStartupLines FabricAndDRAMBandwidth LinesInDETLuma LinesInDETChroma ImmediateFlipBytes LinesInDETC LinesInDETCRoundedDownToSwath UrgentLatencySupportUsPerState UrgentLatencySupportUs FabricAndDRAMBandwidthPerState UrgentLatencySupport SwathWidthYPerState SwathHeightYPerState qual_row_bw prefetch_row_bw prefetch_vm_bw PTEGroupSize PDEProcessingBufIn64KBReqs DoUrgentLatencyAdjustment UrgentLatencyAdjustmentFabricClockComponent UrgentLatencyAdjustmentFabricClockReference MinUrgentLatencySupportUs MinFullDETBufferingTime AverageReadBandwidthGBytePerSecond FirstMainPlane NotEnoughDETSwathFillLatencyHiding ViewportWidthChroma HRatioChroma WritebackSourceWidth ModeIsSupported ODMCombine4To1Supported SurfaceWidthY SurfaceWidthC SurfaceHeightY SurfaceHeightC WritebackHTaps WritebackVTaps DSCEnable DRAMClockChangeLatencyOverride GPUVMMinPageSize HostVMMinPageSize MPCCombineEnable HostVMMaxNonCachedPageTableLevels DynamicMetadataVMEnabled WritebackInterfaceBufferSize WritebackLineBufferSize DCCRateLuma DCCRateChroma PHYCLKD18PerState WritebackSupportInterleaveAndUsingWholeBufferForASingleStream NumberOfHDMIFRLSupport MaxNumHDMIFRLOutputs AudioSampleRate AudioSampleLayout PercentMarginOverMinimumRequiredDCFCLK DynamicMetadataSupported ImmediateFlipRequirement DETBufferSizeYThisState DETBufferSizeCThisState NoUrgentLatencyHiding NoUrgentLatencyHidingPre swath_width_luma_ub_this_state swath_width_chroma_ub_this_state UrgLatency VActiveCursorBandwidth VActivePixelBandwidth NoTimeForPrefetch NoTimeForDynamicMetadata dpte_row_bandwidth meta_row_bandwidth DETBufferSizeYAllStates DETBufferSizeCAllStates swath_width_luma_ub_all_states swath_width_chroma_ub_all_states NotUrgentLatencyHiding SwathHeightYAllStates SwathHeightCAllStates SwathWidthYAllStates SwathWidthCAllStates TotalDPTERowBandwidth TotalMetaRowBandwidth TotalVActiveCursorBandwidth TotalVActivePixelBandwidth WritebackDelayTime DCCYIndependentBlock DCCCIndependentBlock dummyinteger17 dummyinteger18 dummyinteger19 dummyinteger20 dummyinteger21 dummyinteger22 dummyinteger23 dummyinteger24 dummyinteger25 dummyinteger26 dummyinteger27 dummyinteger28 dummyinteger29 dummystring BPP ODMCombinePolicy UseMinimumRequiredDCFCLK ClampMinDCFCLK AllowDramClockChangeOneDisplayVactive MaxAveragePercentOfIdealFabricAndSDPPortBWDisplayCanUseInNormalSystemOperation PercentOfIdealFabricAndSDPPortBWReceivedAfterUrgLatency PercentOfIdealDRAMBWReceivedAfterUrgLatencyPixelMixedWithVMData PercentOfIdealDRAMBWReceivedAfterUrgLatencyVMDataOnly PercentOfIdealDRAMBWReceivedAfterUrgLatencyPixelDataOnly Z8StutterEfficiencyNotIncludingVBlank Z8StutterEfficiency DCCFractionOfZeroSizeRequestsLuma DCCFractionOfZeroSizeRequestsChroma UrgBurstFactorCursor UrgBurstFactorLuma UrgBurstFactorChroma UrgBurstFactorCursorPre UrgBurstFactorLumaPre UrgBurstFactorChromaPre NotUrgentLatencyHidingPre LinkCapacitySupport VREADY_AT_OR_AFTER_VSYNC MIN_DST_Y_NEXT_START VFrontPorch ConfigReturnBufferSizeInKByte UseUnboundedRequesting CompressedBufferSegmentSizeInkByte CompressedBufferSizeInkByte MetaFIFOSizeInKEntries ZeroSizeBufferEntries COMPBUF_RESERVED_SPACE_64B COMPBUF_RESERVED_SPACE_ZS UnboundedRequestEnabled DSC422NativeSupport NoEnoughUrgentLatencyHiding NoEnoughUrgentLatencyHidingPre NumberOfStutterBurstsPerFrame Z8NumberOfStutterBurstsPerFrame MaximumDSCBitsPerComponent NotEnoughUrgentLatencyHidingA ReadBandwidthSurfaceLuma ReadBandwidthSurfaceChroma SurfaceRequiredDISPCLKWithoutODMCombine SurfaceRequiredDISPCLK MinActiveFCLKChangeLatencySupported MinVoltageLevel MaxVoltageLevel TotalNumberOfSingleDPPSurfaces CompressedBufferSizeInkByteAllStates DETBufferSizeInKByteAllStates DETBufferSizeInKByteThisState SurfaceSizeInMALL ExceededMALLSize PTE_BUFFER_MODE BIGK_FRAGMENT_SIZE CompressedBufferSizeInkByteThisState FCLKChangeSupport USRRetrainingSupport UsesMALLForPStateChange UnboundedRequestEnabledAllStates SingleDPPViewportSizeSupportPerSurface UseMALLForStaticScreen UnboundedRequestEnabledThisState DRAMClockChangeRequirementFinal FCLKChangeRequirementFinal USRRetrainingRequiredFinal DETSizeOverride nomDETInKByte MPCCombineUse MPCCombineMethodIncompatible RequiredSlots ExceededMultistreamSlots ODMUse OutputMultistreamId OutputMultistreamEn UsesMALLForStaticScreen MaxActiveDRAMClockChangeLatencySupported WritebackAllowFCLKChangeEndPosition PTEBufferSizeNotExceededPerState DCCMetaBufferSizeNotExceededPerState NotEnoughDSCSlices PixelsPerLinePerDSCUnitSupport DCCMetaBufferSizeNotExceeded dpte_row_height_linear dpte_row_height_linear_chroma SubViewportLinesNeededInMALL VActiveBandwithSupport NotEnoughDETSwathFillLatencyHidingPerState dml_project DML_PROJECT_UNDEFINED DML_PROJECT_RAVEN1 DML_PROJECT_NAVI10 DML_PROJECT_NAVI10v2 DML_PROJECT_DCN201 DML_PROJECT_DCN21 DML_PROJECT_DCN30 DML_PROJECT_DCN31 DML_PROJECT_DCN315 DML_PROJECT_DCN314 DML_PROJECT_DCN32 dml_funcs rq_dlg_get_dlg_reg rq_dlg_get_rq_reg rq_dlg_get_dlg_reg_v2 rq_dlg_get_rq_reg_v2 display_mode_lib project vba dml_pipe_state validate_max_state dml2_soc_mall_info cache_line_size_bytes cache_num_ways max_cab_allocation_bytes mblk_width_pixels mblk_size_bytes mblk_height_4bpe_pixels mblk_height_8bpe_pixels dml2_dc_callbacks build_scaling_params build_test_pattern_params can_support_mclk_switch_using_fw_based_vblank_stretch acquire_secondary_pipe_for_mpc_odm update_pipes_for_stream_with_slice_count update_pipes_for_plane_with_slice_count get_odm_slice_index get_odm_slice_count get_mpc_slice_index get_mpc_slice_count get_opp_head get_otg_master_for_stream get_opp_heads_for_otg_master get_dpp_pipes_for_plane get_stream_status get_stream_from_id get_max_flickerless_instant_vtotal_increase resource_context is_stream_enc_acquired is_audio_acquired clock_source_ref_count dp_clock_source_ref_count is_dsc_acquired link_enc_cfg_ctx dio_link_enc_to_link_idx dio_link_enc_ref_cnts is_hpo_dp_stream_enc_acquired hpo_dp_link_enc_to_link_idx hpo_dp_link_enc_ref_cnts is_mpc_3dlut_acquired temp_pipe dc_stream_status primary_otg_inst plane_count timing_sync_info plane_states mall_stream_config fpo_in_use dml2_dc_svp_callbacks create_phantom_stream create_phantom_plane add_phantom_stream add_phantom_plane remove_phantom_plane remove_phantom_stream release_phantom_plane release_phantom_stream release_dsc get_pipe_subvp_type get_stream_subvp_type get_paired_subvp_stream remove_phantom_streams_and_planes release_phantom_streams_and_planes calculate_mall_ways_from_bytes display_stream_compressor dml2_clks_table_entry fclk_mhz memclk_mhz dml2_clks_num_entries num_dcfclk_levels num_fclk_levels num_memclk_levels num_socclk_levels num_dtbclk_levels num_dispclk_levels num_dppclk_levels dml2_clks_limit_table clk_entries num_entries_per_clk dml2_soc_bbox_overrides xtalclk_mhz dchub_refclk_mhz dprefclk_mhz disp_pll_vco_speed_mhz sr_exit_latency_us sr_enter_plus_exit_latency_us dram_num_chan dram_chanel_width_bytes clks_table dml2_force_pstate_methods dml2_force_pstate_method_auto dml2_force_pstate_method_vactive dml2_force_pstate_method_vblank dml2_force_pstate_method_drr dml2_force_pstate_method_subvp force_disable_subvp force_enable_subvp subvp_fw_processing_delay_us subvp_pstate_allow_width_us subvp_prefetch_end_to_mall_start_us subvp_swath_height_margin_lines force_pstate_method_enable force_pstate_method_values dml2_configuration_options dcn_pipe_count use_native_pstate_optimization enable_windowed_mpo_odm use_native_soc_bb_construction skip_hw_state_mapping optimize_odm_4to1 minimize_dispclk_using_odm override_det_buffer_size_kbytes svp_pstate mall_cfg bbox_overrides max_segments_per_hubp det_segment_size external_socbb_ip_params pmo map_dc_pipes_with_callbacks use_clock_dc_limits force_tdlut_enable socbb_ip_params_external qos_parameters power_management_parameters vmin_limit pcie_refclk_mhz max_outstanding_reqs hostvm_min_page_size_kbytes phy_downspread_percent no_dfs mem_word_bytes num_dcc_mcaches mcache_size_bytes mcache_line_size_bytes max_fclk_for_uclk_dpm_khz set_pixel_clock_parameter_v1_7 pixclk_100hz encoderobjid miscinfo deep_color_ratio enable_disp_power_gating_parameters_v2_1 disp_pipe_id dig_encoder_stream_setup_parameters_v1_5 digid digmode lanenum pclk_10khz bitpercolor dplinkrate_270mhz dig_encoder_link_setup_parameters_v1_5 symclk_10khz digfe_sel dp_panel_mode_set_parameters_v1_5 panelmode dig_encoder_generic_cmd_parameters_v1_5 dig_encoder_control_parameters_v1_5 cmd_param stream_param link_param dppanel_param dplaneset dig_transmitter_control_parameters_v1_6 phyid mode_laneset hpdsel connobj_id abm_enabled disable_abm_requested disable_abm_immediately disable_abm_immediate_keep_gain fractional_pwm abm_gradual_bl_change abm_new_frame vb_scaling_enabled abm_flags next_ace_slope next_ace_thresh next_ace_offset knee_threshold current_gain curr_bl_level curr_user_bl_level dmub_addr dmub_rect visual_confirm force_full_frame_update use_hw_lock_mgr force_wakeup_by_tps3 back_to_back_flip enable_ips_visual_confirm dmub_psr_debug_flags skip_crc force_link_power_on force_phy_power_on timing_resync_disabled skip_crtc_disabled force_defer_one_frame_update disable_delay_alpm_on disable_desync_error_check force_self_update_when_abm_non_steady enable_ips_residency_profiling enable_coasting_vtotal_check enable_visual_confirm_debug replay_debug_flags allow_alpm_fw_standby_mode dsc_enable_status fec_enable_status smu_optimizations_en phy_power_state link_power_state is_alpm_initialized replay_hw_flags fw_assisted_mclk_switch_version dmub_feature_caps fw_assisted_mclk_switch_ver subvp_psr_support gecc_enable replay_reserved abm_aux_backlight_support dmub_visual_confirm_color panel_inst shared_state_link_detection dmub_fw_meta_feature_bits dmub_fw_meta_info magic_value fw_region_size trace_buffer_size dal_fw shared_state_size shared_state_features feature_bits dmub_trace_code_t dmcub_trace_buf_entry trace_code tick_count param0 mailbox_rdy optimized_init_done restore_required defer_load fams_enabled detection_required hw_power_init_done ono_regions_enabled dmub_fw_boot_status dmub_ips_disable_type DMUB_IPS_ENABLE DMUB_IPS_DISABLE_ALL DMUB_IPS_DISABLE_IPS1 DMUB_IPS_DISABLE_IPS2 DMUB_IPS_DISABLE_IPS2_Z10 DMUB_IPS_DISABLE_DYNAMIC DMUB_IPS_RCG_IN_ACTIVE_IPS2_IN_OFF pemu_env fpga_env optimized_init skip_phy_access disable_clk_gate skip_phy_init_panel_sequence z10_disable enable_dpia invalid_vbios_data dpia_supported sel_mux_phy_c_d_phy_f_g power_optimization diag_env gpint_scratch8 usb4_cm_version dpia_hpd_int_enable_supported enable_non_transparent_setconfig disable_clk_ds disable_timeout_recovery ips_pg_disable ips_disable ips_sequential_ono disable_sldo_opt lower_hbr3_phy_ssc dmub_fw_boot_options ips1_commit ips2_commit in_idle dmub_shared_state_ips_fw_signals allow_pg allow_ips1 allow_ips2 allow_z10 allow_idle dmub_shared_state_ips_driver_signals exclude_points profile_mode dmub_shared_state_debug_setup dmub_shared_state_ips_fw signals rcg_entry_count rcg_exit_count ips1_entry_count ips1_exit_count ips2_entry_count ips2_exit_count dmub_shared_state_ips_driver dmub_shared_state_feature_common dmub_shared_state_feature_header dmub_shared_feature_state_union ips_fw ips_driver debug_setup dmub_shared_state_feature_block dmub_gpint_data_register dmub_gpint_command DMUB_GPINT__INVALID_COMMAND DMUB_GPINT__GET_FW_VERSION DMUB_GPINT__STOP_FW DMUB_GPINT__GET_PSR_STATE DMUB_GPINT__IDLE_OPT_NOTIFY_STREAM_MASK DMUB_GPINT__PSR_RESIDENCY DMUB_GPINT__NOTIFY_DETECTION_DONE DMUB_GPINT__GET_REPLAY_STATE DMUB_GPINT__REPLAY_RESIDENCY DMUB_GPINT__BB_COPY DMUB_GPINT__SET_BB_ADDR_WORD3 DMUB_GPINT__SET_BB_ADDR_WORD2 DMUB_GPINT__SET_BB_ADDR_WORD1 DMUB_GPINT__SET_BB_ADDR_WORD0 DMUB_GPINT__UPDATE_TRACE_BUFFER_MASK DMUB_GPINT__SET_TRACE_BUFFER_MASK_WORD0 DMUB_GPINT__SET_TRACE_BUFFER_MASK_WORD1 DMUB_GPINT__SET_TRACE_BUFFER_MASK_WORD2 DMUB_GPINT__SET_TRACE_BUFFER_MASK_WORD3 DMUB_GPINT__GET_TRACE_BUFFER_MASK_WORD0 DMUB_GPINT__GET_TRACE_BUFFER_MASK_WORD1 DMUB_GPINT__GET_TRACE_BUFFER_MASK_WORD2 DMUB_GPINT__GET_TRACE_BUFFER_MASK_WORD3 DMUB_GPINT__IPS_RESIDENCY DMUB_GPINT__TRACE_DMUB_WAKE_ACTIVITY DMUB_GPINT__GET_IPS_RESIDENCY_DURATION_US_LO DMUB_GPINT__GET_IPS1_HISTOGRAM_COUNTER DMUB_GPINT__GET_IPS2_HISTOGRAM_COUNTER DMUB_GPINT__GET_IPS_RESIDENCY_PERCENT DMUB_GPINT__GET_IPS1_RCG_HISTOGRAM_COUNTER DMUB_GPINT__GET_IPS1_ONO2_ON_HISTOGRAM_COUNTER DMUB_GPINT__GET_IPS_RESIDENCY_ENTRY_COUNTER DMUB_GPINT__GET_IPS_INACTIVE_RESIDENCY_DURATION_US_LO DMUB_GPINT__GET_IPS_INACTIVE_RESIDENCY_DURATION_US_HI DMUB_GPINT__GET_IPS_RESIDENCY_DURATION_US_HI DMUB_GPINT__SETUP_DEBUG_MODE dmub_inbox0_cmd_common hw_lock_client opp_inst dig_inst lock_pipe lock_cursor lock_dig triple_buffer_lock should_release dmub_inbox0_cmd_lock_hw dmub_inbox0_data_register inbox0_cmd_common inbox0_cmd_lock_hw dmub_cmd_type DMUB_CMD__NULL DMUB_CMD__REG_SEQ_READ_MODIFY_WRITE DMUB_CMD__REG_SEQ_FIELD_UPDATE_SEQ DMUB_CMD__REG_SEQ_BURST_WRITE DMUB_CMD__REG_REG_WAIT DMUB_CMD__PLAT_54186_WA DMUB_CMD__QUERY_FEATURE_CAPS DMUB_CMD__GET_VISUAL_CONFIRM_COLOR DMUB_CMD__PSR DMUB_CMD__MALL DMUB_CMD__ABM DMUB_CMD__UPDATE_DIRTY_RECT DMUB_CMD__UPDATE_CURSOR_INFO DMUB_CMD__HW_LOCK DMUB_CMD__DP_AUX_ACCESS DMUB_CMD__OUTBOX1_ENABLE DMUB_CMD__IDLE_OPT DMUB_CMD__CLK_MGR DMUB_CMD__PANEL_CNTL DMUB_CMD__CAB_FOR_SS DMUB_CMD__FW_ASSISTED_MCLK_SWITCH DMUB_CMD__DPIA DMUB_CMD__EDID_CEA DMUB_CMD_GET_USBC_CABLE_ID DMUB_CMD__QUERY_HPD_STATE DMUB_CMD__REPLAY DMUB_CMD__SECURE_DISPLAY DMUB_CMD__DPIA_HPD_INT_ENABLE DMUB_CMD__PSP DMUB_CMD__FUSED_IO DMUB_CMD__VBIOS dmub_cmd_dpia_notification_type DPIA_NOTIFY__BW_ALLOCATION dmub_cmd_header ret_status multi_cmd_pending is_reg_based payload_bytes dmub_cmd_read_modify_write_sequence modify_mask modify_value dmub_rb_cmd_read_modify_write dmub_cmd_reg_field_update_sequence dmub_rb_cmd_reg_field_update_sequence dmub_rb_cmd_burst_write write_values dmub_rb_cmd_common cmd_buffer dmub_cmd_reg_wait_data condition_field_value time_out_us dmub_rb_cmd_reg_wait hubp_inst dmub_cmd_PLAT_54186_wa DCSURF_SURFACE_CONTROL DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH DCSURF_PRIMARY_SURFACE_ADDRESS DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C DCSURF_PRIMARY_SURFACE_ADDRESS_C flip_params dmub_rb_cmd_PLAT_54186_wa flip dmub_rb_cmd_mall cursor_copy_src cursor_copy_dst tmr_delay tmr_scale cursor_pitch cursor_bpp debug_bits dmub_rb_cmd_cab_for_ss cab_alloc_ways main_vblank_start main_vblank_end mall_region_lines prefetch_lines prefetch_to_mall_start_lines processing_delay_lines main_pipe_index phantom_pipe_index scale_factor_numerator scale_factor_denominator is_drr main_split_pipe_index phantom_split_pipe_index drr_in_use drr_window_size_ms min_vtotal_supported max_vtotal_supported use_ramping drr_vblank_start_margin vblank_pipe_index drr_info subvp_data vblank_data dmub_cmd_fw_assisted_mclk_switch_pipe_data_v2 dmub_cmd_fw_assisted_mclk_switch_config_v2 watermark_a_cache vertical_int_margin_us pstate_allow_width_us pipe_data dmub_rb_cmd_fw_assisted_mclk_switch_v2 config_data dmub_flip_addr_info surf_addr_lo surf_addr_c_lo meta_addr_lo meta_addr_c_lo surf_addr_hi surf_addr_c_hi meta_addr_hi meta_addr_c_hi is_immediate dmub_fams2_flip_info pipe_mask addr_info dmub_rb_cmd_fams2_flip flip_info dmub_optc_state_v2 tg_inst dmub_rb_cmd_fams2_drr_update dmub_optc_state_req fams2_stream_type FAMS2_STREAM_TYPE_NONE FAMS2_STREAM_TYPE_VBLANK FAMS2_STREAM_TYPE_VACTIVE FAMS2_STREAM_TYPE_DRR FAMS2_STREAM_TYPE_SUBVP dmub_fams2_legacy_stream_static_state vactive_det_fill_delay_otg_vlines programming_delay_otg_vlines is_multi_planar is_yuv420 dmub_fams2_subvp_stream_static_state vratio_numerator vratio_denominator phantom_vtotal phantom_vactive prefetch_to_mall_otg_vlines phantom_otg_inst phantom_pipe_mask phantom_plane_pipe_masks dmub_fams2_drr_stream_static_state nom_stretched_vtotal only_stretch_if_required dmub_fams2_cmd_legacy_stream_static_state dmub_fams2_cmd_subvp_stream_static_state dmub_fams2_cmd_drr_stream_static_state dmub_fams2_stream_static_sub_state subvp drr dmub_fams2_cmd_stream_static_sub_state clamp_vtotal_min min_ttu_vblank_usable dmub_fams2_stream_static_state otg_vline_time_ns otg_vline_time_ticks max_vtotal allow_start_otg_vline allow_end_otg_vline drr_keepout_otg_vline scheduling_delay_otg_vlines contention_delay_otg_vlines vline_int_ack_delay_otg_vlines allow_to_target_delay_otg_vlines plane_pipe_masks sub_state dmub_fams2_cmd_stream_static_base_state enable_ppt_check enable_stall_recovery enable_offload_flip enable_visual_confirm allow_delay_check_mode dmub_fams2_global_feature_config dmub_cmd_fams2_global_config max_allow_delay_us lock_wait_time_us recovery_timeout_us hwfq_flip_programming_delay_us dmub_cmd_fams2_config stream_v1 dmub_rb_cmd_fams2 dmub_rb_cmd_idle_opt_dcn_restore dmub_dcn_notify_idle_cntl_data driver_idle skip_otg_disable dmub_rb_cmd_idle_opt_dcn_notify_idle cntl_data dmub_idle_opt_set_dc_power_state_data dmub_rb_cmd_idle_opt_set_dc_power_state dmub_clocks dispclk_khz dppclk_khz dcfclk_khz dcfclk_deep_sleep_khz dmub_rb_cmd_clk_mgr_notify_clocks dmub_cmd_digx_encoder_control_data dig dmub_rb_cmd_digx_encoder_control dmub_cmd_set_pixel_clock_data dmub_rb_cmd_set_pixel_clock dmub_cmd_enable_disp_power_gating_data dmub_rb_cmd_enable_disp_power_gating power_gating dmub_dig_transmitter_control_data_v1_7 symclk_units HPO_instance dmub_cmd_dig1_transmitter_control_data dig_v1_7 dmub_rb_cmd_dig1_transmitter_control dmub_rb_cmd_domain_control_data dmub_rb_cmd_domain_control dmub_cmd_dig_dpia_control_data enc_id dpia_id fec_rdy dmub_rb_cmd_dig1_dpia_control dpia_control set_config_cmd_payload dmub_cmd_set_config_control_data cmd_pkt immed_status set_config_request_cmd_payload dmub_rb_cmd_set_config_access set_config_control dmub_rb_cmd_set_config_request dmub_cmd_mst_alloc_slots_control_data mst_alloc_slots mst_slots_in_use dmub_rb_cmd_set_mst_alloc_slots mst_slots_control dmub_cmd_tps_notification_data tps dmub_rb_cmd_set_tps_notification tps_notification dmub_rb_cmd_dpia_hpd_int_enable dmub_rb_cmd_dpphy_init aux_return_code_type AUX_RET_SUCCESS AUX_RET_ERROR_UNKNOWN AUX_RET_ERROR_INVALID_REPLY AUX_RET_ERROR_TIMEOUT AUX_RET_ERROR_HPD_DISCON AUX_RET_ERROR_ENGINE_ACQUIRE AUX_RET_ERROR_INVALID_OPERATION AUX_RET_ERROR_PROTOCOL_ERROR aux_channel_type AUX_CHANNEL_LEGACY_DDC AUX_CHANNEL_DPIA aux_transaction_parameters is_i2c_over_aux dmub_cmd_dp_aux_control_data manual_acq_rel_enable sw_crc_enabled dpaux dmub_rb_cmd_dp_aux_access aux_control dmub_rb_cmd_outbox1_enable aux_reply_data dp_hpd_status DP_HPD_UNPLUG DP_HPD_PLUG set_config_status SET_CONFIG_PENDING SET_CONFIG_ACK_RECEIVED SET_CONFIG_RX_TIMEOUT SET_CONFIG_UNKNOWN_ERROR dpia_notification_header dpia_notification_common cm_bw_alloc_support bw_request_failed bw_request_succeeded est_bw_changed bw_alloc_cap_changed dpia_bw_allocation_notify_data dpia_notification_data common_data dpia_notification_payload dmub_rb_cmd_dpia_notification dmub_cmd_hpd_state_query_data ch_type dmub_rb_cmd_query_hpd_state dmub_rb_cmd_hpd_sense_notify_data old_hpd_sense_mask new_hpd_sense_mask psr_residency_mode PSR_RESIDENCY_MODE_PHY PSR_RESIDENCY_MODE_ALPM PSR_RESIDENCY_MODE_ENABLEMENT_PERIOD PSR_RESIDENCY_MODE_LAST_ELEMENT PSR_VERSION_1 PSR_VERSION_SU_1 PSR_VERSION_UNSUPPORTED dmub_phy_fsm_state DMUB_PHY_FSM_POWER_UP_DEFAULT DMUB_PHY_FSM_RESET DMUB_PHY_FSM_RESET_RELEASED DMUB_PHY_FSM_SRAM_LOAD_DONE DMUB_PHY_FSM_INITIALIZED DMUB_PHY_FSM_CALIBRATED DMUB_PHY_FSM_CALIBRATED_LP DMUB_PHY_FSM_CALIBRATED_PG DMUB_PHY_FSM_POWER_DOWN DMUB_PHY_FSM_PLL_EN DMUB_PHY_FSM_TX_EN DMUB_PHY_FSM_TX_EN_TEST_MODE DMUB_PHY_FSM_FAST_LP DMUB_PHY_FSM_P2_PLL_OFF_CPM DMUB_PHY_FSM_P2_PLL_OFF_PG DMUB_PHY_FSM_P2_PLL_OFF DMUB_PHY_FSM_P2_PLL_ON dmub_cmd_psr_copy_settings_data dpp_inst digfe_inst digbe_inst dpphy_inst frame_cap_ind line_capture_indication multi_disp_optimizations_en init_sdp_deadline fec_enable_delay_in100us cmd_version use_phy_fsm relock_delay_frame_cnt esd_recovery poweroff_before_vertical_line dmub_rb_cmd_psr_copy_settings psr_copy_settings_data dmub_cmd_psr_set_level_data dmub_rb_cmd_psr_set_level psr_set_level_data dmub_rb_cmd_psr_enable_data phy_fsm_state phy_rate dmub_rb_cmd_psr_enable dmub_cmd_psr_set_version_data dmub_rb_cmd_psr_set_version psr_set_version_data dmub_cmd_psr_force_static_data dmub_rb_cmd_psr_force_static psr_force_static_data update_dirty_rect_only dmub_psr_su_debug_flags dmub_cmd_update_dirty_rect_data src_dirty_rects dmub_rb_cmd_update_dirty_rect update_dirty_rect_data cur_enable reser0 cur_2x_magnify reser1 reser2 reser3 line_per_chunk reser4 dmub_reg_cursor_control_cfg cur_x_pos cur_y_pos dmub_reg_position_cfg dmub_reg_hot_spot_cfg dst_x_offset dmub_reg_dst_offset_cfg dmub_cursor_position_cache_hubp cur_ctl hot_spot cur0_enable cur0_rom_en dmub_reg_cur0_control_cfg dmub_cursor_position_cache_dpp cur0_ctl dmub_cursor_position_cfg pHubp pDpp dmub_reg_cursor_size_cfg dst_y_offset chunk_hdl_adjust dmub_reg_cursor_settings_cfg dmub_cursor_attribute_cache_hubp SURFACE_ADDR_HIGH SURFACE_ADDR dmub_cursor_attribute_cache_dpp dmub_cursor_attributes_cfg aHubp aDpp dmub_cmd_update_cursor_payload0 cursor_rect position_cfg dmub_cmd_update_cursor_payload1 attribute_cfg dmub_cmd_update_cursor_info_data payload1 dmub_rb_cmd_update_cursor_info update_cursor_info_data dmub_cmd_psr_set_vtotal_data psr_vtotal_idle psr_vtotal_su dmub_rb_cmd_psr_set_vtotal psr_set_vtotal_data dmub_cmd_psr_set_power_opt_data power_opt dmub_rb_cmd_psr_set_power_opt psr_set_power_opt_data pr_residency_mode PR_RESIDENCY_MODE_PHY PR_RESIDENCY_MODE_ALPM PR_RESIDENCY_MODE_IPS2 PR_RESIDENCY_MODE_FRAME_CNT PR_RESIDENCY_MODE_ENABLEMENT_PERIOD dmub_cmd_replay_copy_settings_data line_time_in_ns dmub_rb_cmd_replay_copy_settings replay_copy_settings_data dmub_rb_cmd_replay_enable_data dmub_rb_cmd_replay_enable dmub_cmd_replay_set_power_opt_data dmub_cmd_replay_set_timing_sync_data timing_sync_supported dmub_cmd_replay_set_pseudo_vtotal dmub_cmd_replay_disabled_adaptive_sync_sdp_data force_disabled dmub_cmd_replay_set_general_cmd_data dmub_rb_cmd_replay_set_power_opt replay_set_power_opt_data dmub_cmd_replay_set_coasting_vtotal_data coasting_vtotal_high dmub_rb_cmd_replay_set_coasting_vtotal replay_set_coasting_vtotal_data dmub_rb_cmd_replay_set_power_opt_and_coasting_vtotal dmub_rb_cmd_replay_set_timing_sync replay_set_timing_sync_data dmub_rb_cmd_replay_set_pseudo_vtotal dmub_rb_cmd_replay_disabled_adaptive_sync_sdp dmub_rb_cmd_replay_set_general_cmd dmub_cmd_replay_frameupdate_timer_data frameupdate_count dmub_rb_cmd_replay_set_frameupdate_timer dmub_replay_cmd_set sync_data timer_data pseudo_vtotal_data disabled_adaptive_sync_sdp_data set_general_cmd_data dmub_hw_lock_flags u8All dmub_hw_lock_inst_flags HW_LOCK_CLIENT_DRIVER HW_LOCK_CLIENT_PSR_SU HW_LOCK_CLIENT_SUBVP HW_LOCK_CLIENT_REPLAY HW_LOCK_CLIENT_FAMS2 HW_LOCK_CLIENT_INVALID dmub_cmd_lock_hw_data inst_flags hw_locks dmub_rb_cmd_lock_hw lock_hw_data fixed_pt_format sign_bit num_int_bits num_frac_bits abm_caps num_hg_bins num_ace_segments ace_thresholds_format ace_offsets_format ace_slopes_format dmub_cmd_abm_set_pipe_data set_pipe_option ramping_boundary pwrseq_inst dmub_rb_cmd_abm_set_pipe abm_set_pipe_data dmub_backlight_control_type DMU_BACKLIGHT_CONTROL_PWM DMU_BACKLIGHT_CONTROL_VESA_AUX DMU_BACKLIGHT_CONTROL_AMD_AUX dmub_cmd_abm_set_backlight_data backlight_user_level panel_mask dmub_rb_cmd_abm_set_backlight abm_set_backlight_data dmub_cmd_abm_set_level_data dmub_rb_cmd_abm_set_level abm_set_level_data dmub_cmd_abm_set_ambient_level_data ambient_lux dmub_rb_cmd_abm_set_ambient_level abm_set_ambient_level_data dmub_cmd_abm_set_pwm_frac_data dmub_rb_cmd_abm_set_pwm_frac abm_set_pwm_frac_data dmub_cmd_abm_init_config_data dmub_rb_cmd_abm_init_config abm_init_config_data dmub_cmd_abm_pause_data dmub_rb_cmd_abm_pause abm_pause_data dmub_cmd_abm_query_caps_in dmub_cmd_abm_query_caps_out sw_caps hw_caps abm_query_caps_in abm_query_caps_out dmub_rb_cmd_abm_query_caps dmub_abm_ace_curve_type ABM_ACE_CURVE_TYPE__SW ABM_ACE_CURVE_TYPE__SW_IF dmub_rb_cmd_abm_get_ace_curve ace_type dmub_rb_cmd_abm_save_restore dmub_cmd_abm_set_event_data vb_scaling_strength_mapping vb_scaling_enable dmub_rb_cmd_abm_set_event abm_set_event_data dmub_cmd_query_feature_caps_data feature_caps dmub_rb_cmd_query_feature_caps query_feature_caps_data dmub_cmd_visual_confirm_color_data dmub_rb_cmd_get_visual_confirm_color visual_confirm_color_data dmub_cmd_panel_cntl_data current_backlight bl_pwm_cntl bl_pwm_period_cntl bl_pwm_ref_div1 is_backlight_on is_powered_on bl_pwm_ref_div2 dmub_rb_cmd_panel_cntl dmub_optc_state dmub_rb_cmd_drr_update dmub_cmd_fw_assisted_mclk_switch_pipe_data max_ramp_step pipes min_refresh_in_hz pipe_index dmub_cmd_fw_assisted_mclk_switch_config visual_confirm_enabled vactive_stretch_margin_us dmub_rb_cmd_fw_assisted_mclk_switch dmub_cmd_lvtma_control_data uc_pwr_action bypass_panel_control_wait dmub_rb_cmd_lvtma_control dmub_rb_cmd_transmitter_query_dp_alt_data is_usb is_dp_alt_disable is_dp4 dmub_rb_cmd_transmitter_query_dp_alt phy_test_mode pat0 dmub_rb_cmd_transmitter_set_phy_fsm_data symclk_100Hz dmub_rb_cmd_transmitter_set_phy_fsm dmub_cmd_send_edid_cea cea_total_length dmub_cmd_edid_cea_amd_vsdb vsdb_found min_frame_rate max_frame_rate dmub_cmd_edid_cea_ack dmub_cmd_edid_cea_reply_type DMUB_CMD__EDID_CEA_AMD_VSDB DMUB_CMD__EDID_CEA_ACK amd_vsdb dmub_cmd_edid_cea_output dmub_cmd_edid_cea_data dmub_rb_cmd_edid_cea dmub_cmd_cable_id_input phy_inst dmub_cmd_cable_id_output dmub_cmd_cable_id_data output_raw dmub_rb_cmd_get_usbc_cable_id dmub_cmd_fused_request_location_i2c is_aux ddc_line dmub_cmd_fused_request_location_aux dmub_cmd_fused_request_location dmub_cmd_fused_request poll_mask_msb dmub_rb_cmd_fused_io dmub_cmd_roi_info x_start x_end y_start y_end otg_id dmub_cmd_roi_window_ctl dmub_cmd_roi_ctl_info roi_ctl dmub_rb_cmd_secure_display roi_info mul_roi_ctl dmub_cmd_assr_enable_data phy_port_type phy_port_id link_enc_index hpo_mode dmub_rb_cmd_assr_enable assr_data dmub_rb wrpt dc_versions dc_ver dp_protocol_version DP_VERSION_1_4 DP_VERSION_2_1 DP_VERSION_UNKNOWN dc_plane_type DC_PLANE_TYPE_INVALID DC_PLANE_TYPE_DCE_RGB DC_PLANE_TYPE_DCE_UNDERLAY DC_PLANE_TYPE_DCN_UNIVERSAL det_size DET_SIZE_DEFAULT DET_SIZE_192KB DET_SIZE_256KB DET_SIZE_320KB DET_SIZE_384KB argb8888 nv12 fp16 p010 ayuv dc_plane_cap pixel_format_support max_upscale_factor max_downscale_factor rom_curve_caps srgb bt2020 gamma2_2 hlg dpp_color_caps dcn_arch input_lut_shared icsc dgam_ram post_csc gamma_corr hw_3d_lut ogam_ram ocsc dgam_rom_for_yuv dgam_rom_caps ogam_rom_caps mpc_color_caps num_3dluts shared_3d_lut dc_color_caps dpp dc_dmub_caps mclk_sw subvp_psr fams_ver aux_backlight_support dc_scl_caps sharpener_support dc_caps max_streams max_links max_audios max_slave_planes max_slave_yuv_planes max_slave_rgb_planes max_planes max_downscale_ratio i2c_speed_in_khz i2c_speed_in_khz_hdcp dmdata_alloc_size max_cursor_size max_video_width max_optimizable_video_width min_horizontal_blanking_period linear_pitch_alignment dynamic_audio dual_link_dvi post_blend_color_processing force_dp_tps4_for_cp2520 disable_dp_clk_share psp_setup_panel_mode extended_aux_timeout_support dmcub_support zstate_support ips_support num_of_internal_disp max_dp_protocol_version mall_size_per_mem_channel mall_size_total cursor_cache_size dmub_caps dp_hpo dp_hdmi21_pcon_support edp_dsc_support vbios_lttpr_aware vbios_lttpr_enable max_otg_num subvp_drr_max_vblank_margin_us subvp_vertical_int_margin_us seamless_odm max_v_total vtotal_limited_by_fp2 max_disp_clock_khz_at_vmin subvp_drr_vblank_start_margin_us cursor_not_scaled dcmode_power_limits_present sequential_ono dcc_plane_width_limit scl_caps num_of_host_routers num_of_dpias_per_host_router dcfclk dcfclk_ds dc_bug_wa no_connect_phy_config dedcn20_305_wa skip_clock_update lt_early_cr_pattern clock_update_disable_mask skip_psr_ips_crtc_disable swizzle_mode swizzle_mode_addr3 dc_dcc_surface_param plane0_pitch plane1_size plane1_pitch dcc_256_64_64 dcc_128_128_uncontrained dcc_256_128_128 dcc_256_256_unconstrained dcc_256_256 dcc_256_128 dcc_256_64 dc_dcc_setting max_compressed_blk_size max_uncompressed_blk_size dcc_controls luma dc_surface_dcc_cap const_color_support force_trigger cursor_update surface_update overlay_update surface_update_type UPDATE_TYPE_FAST UPDATE_TYPE_MED UPDATE_TYPE_FULL dc_cap_funcs get_dcc_compression_cap get_subvp_en DP1_4A DP2_0 allow_lttpr_non_transparent_mode dc_config disable_disp_pll_sharing fbc_support disable_fractional_pwm allow_seamless_boot_optimization seamless_boot_edp_requested edp_not_connected edp_no_power_sequencing force_enum_edp forced_clocks multi_mon_pp_mclk_switch disable_dmcu enable_4to1MPC forceHBR2CP2520 allow_edp_hotplug_detection vblank_alignment_dto_params vblank_alignment_max_frame_time_diff is_asymmetric_memory is_single_rank_dimm is_vmin_only_asic use_spl use_pipe_ctx_sync_logic ignore_dpref_ss enable_mipi_converter_optimization use_default_clock_table force_bios_enable_lttpr force_bios_fixed_vs sdpif_request_limit_words_per_umc dc_mode_clk_limit_support EnableMinDispClkODM enable_auto_dpm_test_logs disable_ips disable_ips_in_vpb disable_ips_in_dpms_off usb4_bw_alloc_support allow_0_dtb_clk use_assr_psp_message support_edp0_on_dp1 enable_fpo_flicker_detection disable_hbr_audio_dp2 consolidated_dpia_dp_lt set_pipe_unlock_order enable_dpia_pre_training unify_link_enc_assignment VISUAL_CONFIRM_DISABLE VISUAL_CONFIRM_SURFACE VISUAL_CONFIRM_HDR VISUAL_CONFIRM_MPCTREE VISUAL_CONFIRM_PSR VISUAL_CONFIRM_SWAPCHAIN VISUAL_CONFIRM_FAMS VISUAL_CONFIRM_SWIZZLE VISUAL_CONFIRM_REPLAY VISUAL_CONFIRM_SUBVP VISUAL_CONFIRM_MCLK_SWITCH VISUAL_CONFIRM_FAMS2 VISUAL_CONFIRM_HW_CURSOR VISUAL_CONFIRM_VABC VISUAL_CONFIRM_DCC dml_hostvm_override_opts DML_HOSTVM_NO_OVERRIDE DML_HOSTVM_OVERRIDE_FALSE DML_HOSTVM_OVERRIDE_TRUE dcc_option DCC_ENABLE DCC_DISABLE DCC_HALF_REQ_DISALBE in_game_fams_config INGAME_FAMS_SINGLE_DISP_ENABLE INGAME_FAMS_DISABLE INGAME_FAMS_MULTI_DISP_ENABLE INGAME_FAMS_MULTI_DISP_CLAMPED_ONLY pipe_split_policy MPC_SPLIT_DYNAMIC MPC_SPLIT_AVOID MPC_SPLIT_AVOID_MULT_DISP wm_report_mode WM_REPORT_DEFAULT WM_REPORT_OVERRIDE dtm_pstate dtm_level_p0 dtm_level_p1 dtm_level_p2 dtm_level_p3 dtm_level_p4 dcn_pwr_state DCN_PWR_STATE_UNKNOWN DCN_PWR_STATE_MISSION_MODE DCN_PWR_STATE_LOW_POWER dcn_zstate_support_state DCN_ZSTATE_SUPPORT_UNKNOWN DCN_ZSTATE_SUPPORT_ALLOW DCN_ZSTATE_SUPPORT_ALLOW_Z8_ONLY DCN_ZSTATE_SUPPORT_ALLOW_Z8_Z10_ONLY DCN_ZSTATE_SUPPORT_ALLOW_Z10_ONLY DCN_ZSTATE_SUPPORT_DISALLOW dc_clocks actual_dispclk_khz actual_dppclk_khz disp_dpp_voltage_level_khz socclk_khz fclk_khz phyclk_khz dramclk_khz p_state_change_support dtbclk_en ref_dtbclk_khz fclk_p_state_change_support prev_p_state_change_support fclk_prev_p_state_change_support host_router_bw_kbps fw_based_mclk_switching fw_based_mclk_switching_shut_down prev_num_ways dtm_level max_supported_dppclk_khz max_supported_dispclk_khz bw_dppclk_khz bw_dispclk_khz idle_dramclk_khz idle_fclk_khz subvp_prefetch_dramclk_khz subvp_prefetch_fclk_khz dc_bw_validation_profile total_ticks voltage_level_ticks watermark_ticks rq_dlg_ticks total_count skip_fast_count skip_pass_count skip_fail_count vga dscl optc mem_low_power_enable_options hdmistream hdmichar dpstream symclk32_se symclk32_le symclk_fe physymclk dpiasymclk root_clock_optimization_options dccg_global_fgcg_rep dchub dchubbub opp dwb mmhubbub dmu dchvm fine_grain_clock_gating_enable_options disable_dpia force_non_lttpr extend_aux_rd_interval disable_mst_dsc_work_around enable_force_tbt3_work_around disable_usb4_pm_support enable_consolidated_dpia_dp_lt dpia_debug_options enable_wa use_default_timeout aux_wake_wa_options dc_debug_data ltFailCount i2cErrorCount auxErrorCount fb_top fb_offset agp_top agp_bot agp_base base_addr_is_mc_addr dc_bounding_box_overrides sr_exit_time_ns sr_enter_plus_exit_time_ns sr_exit_z8_time_ns sr_enter_plus_exit_z8_time_ns urgent_latency_ns percent_of_ideal_drambw dram_clock_change_latency_ns dummy_clock_change_latency_ns fclk_clock_change_latency_ns min_dcfclk_mhz dc_debug_options native422_support disable_dsc visual_confirm_rect_height sanity_checks max_disp_clk surface_trace clock_trace validation_trace bandwidth_calcs_trace disable_stutter use_max_lb disable_dcc force_single_disp_pipe_split voltage_align_fclk disable_min_fclk disable_dfs_bypass disable_dpp_power_gate disable_hubp_power_gate disable_dsc_power_gate disable_optc_power_gate disable_hpo_power_gate dsc_min_slice_height_override dsc_bpp_increment_div disable_pplib_wm_range pplib_wm_report_mode min_disp_clk_khz min_dpp_clk_khz min_dram_clk_khz sr_exit_time_dpm0_ns sr_enter_plus_exit_time_dpm0_ns underflow_assert_delay_us optimized_watermark disable_pplib_clock_request disable_clock_gate disable_mem_low_power pstate_enabled force_abm_enable disable_stereo_support vsr_support performance_trace az_endpoint_mute_only always_use_regamma recovery_enabled avoid_vbios_exec_table scl_reset_length10 hdmi20_disable skip_detection_link_training edid_read_retry_times force_odm_combine seamless_boot_odm_combine force_odm_combine_4to1 minimum_z8_residency_time minimum_z10_residency_time disable_z9_mpc force_fclk_khz enable_tri_buf ips_disallow_entry dmub_offload_enabled dmcub_emulation disable_idle_power_optimizations mall_size_override mall_additional_timer_percent mall_error_as_fatal dmub_command_table bw_val_profile disable_48mhz_pwrdwn force_min_dcfclk_mhz dwb_fi_phase disable_timing_sync cm_in_bypass force_clock_mode validate_dml_output enable_dmcub_surface_flip usbc_combo_phy_reset_wa enable_dram_clock_change_one_display_vactive legacy_dp2_lt set_mst_en_for_sst disable_uhbr force_dp2_lt_fallback_method ignore_cable_id enable_mem_low_power root_clock_optimization enable_fine_grain_clock_gating hpo_optimization force_vblank_alignment enable_dmub_aux_for_legacy_ddc disable_fams_gaming enable_driver_sequence_debug crb_alloc_policy crb_alloc_policy_min_disp_count disable_z10 enable_z9_disable_interface psr_skip_crtc_disable ips_skip_crtc_disable_mask dpia_debug disable_fixed_vs_aux_timeout_wa fixed_vs_aux_delay_config_wa force_subvp_mclk_switch allow_sw_cursor_fallback force_subvp_num_ways force_mall_ss_num_ways alloc_extra_way_for_cursor subvp_extra_lines force_usr_allow disable_dtb_ref_clk_switch extended_blank_optimization aux_wake_wa psr_power_use_phy_fsm dml_hostvm_override dml_disallow_alternate_prefetch_modes use_legacy_soc_bb_mechanism exit_idle_opt_for_cursor_updates using_dml2 enable_single_display_2to1_odm_policy enable_double_buffered_dsc_pg_support enable_dp_dig_pixel_rate_div_policy using_dml21 lttpr_mode_override dsc_delay_factor_wa_x1000 min_prefetch_in_strobe_ns disable_unbounded_requesting dig_fifo_off_in_blank override_dispclk_programming otg_crc_db disallow_dispclk_dppclk_ds disable_fpo_optimizations support_eDP1_5 fpo_vactive_margin_us disable_fpo_vactive disable_boot_optimizations override_odm_optimization disable_subvp_high_refresh disable_dp_plus_plus_wa fpo_vactive_min_active_margin_us fpo_vactive_max_blank_us enable_hpo_pg_support enable_legacy_fast_update disable_dc_mode_overwrite replay_skip_crtc_disabled ignore_pg psp_disabled_wa ips2_eval_delay_us ips2_entry_delay_us optimize_ips_handshake disable_dmub_reallow_idle disable_timeout disable_extblankadj enable_idle_reg_checks static_screen_wait_frames pwm_freq force_chroma_subsampling_1tap dcc_meta_propagation_delay_us disable_422_left_edge_pixel dml21_force_pstate_method dml21_force_pstate_method_values dml21_disable_pstate_method_mask fams_version force_cositing disable_spl force_easf force_sharpness force_sharpness_level force_lls notify_dpia_hr_bw skip_full_updated_if_possible enable_oled_edp_power_up_opt enable_hblank_borrow force_subvp_df_throttle acpi_transition_bitmasks frame_buffer_mode FRAME_BUFFER_MODE_LOCAL_ONLY FRAME_BUFFER_MODE_ZFB_ONLY FRAME_BUFFER_MODE_MIXED_ZFB_AND_LOCAL dc_init_data num_virtual_links vbios_override dmub_if dmub_offload log_mask force_smu_not_present dmub_offload_funcs dc_reg_helper_state gather_in_progress same_addr_count should_burst_write cmd_data reg_seq_count dc_callback_init dc_hdr_static_metadata chromaticity_green_x chromaticity_green_y chromaticity_blue_x chromaticity_blue_y chromaticity_red_x chromaticity_red_y chromaticity_white_point_x chromaticity_white_point_y maximum_content_light_level maximum_frame_average_light_level dc_transfer_func_type TF_TYPE_PREDEFINED TF_TYPE_DISTRIBUTED_POINTS TF_TYPE_BYPASS TF_TYPE_HWPWL dc_transfer_func_distributed_points end_exponent x_point_at_y1_red x_point_at_y1_green x_point_at_y1_blue dc_transfer_func_predefined TRANSFER_FUNCTION_SRGB TRANSFER_FUNCTION_BT709 TRANSFER_FUNCTION_PQ TRANSFER_FUNCTION_LINEAR TRANSFER_FUNCTION_UNITY TRANSFER_FUNCTION_HLG TRANSFER_FUNCTION_HLG12 TRANSFER_FUNCTION_GAMMA22 TRANSFER_FUNCTION_GAMMA24 TRANSFER_FUNCTION_GAMMA26 tf_pts rmu_idx_valid rmu_mux_num mpc_rmu0_mux mpc_rmu1_mux mpc_rmu2_mux dc_3dlut_state dc_plane_status requested_address current_address is_flip_pending is_right_eye addr_update dcc_change color_space_change horizontal_mirror_change per_pixel_alpha_change global_alpha_change rotation_change swizzle_change scaling_change position_change in_transfer_func_change input_csc_change coeff_reduction_change output_tf_change pixel_format_change plane_size_change gamut_remap_change new_plane bpp_change gamma_change bandwidth_change clock_change stereo_format_change tmz_changed mcm_transfer_function_enable_change full_update surface_update_flags dc_plane_info input_csc_enabled group_size paired_stream hubp_dmdata_mode DMDATA_SW_MODE DMDATA_HW_MODE dc_dmdata_attributes dmdata_mode dmdata_repeat dmdata_size dmdata_updated dmdata_qos_mode dmdata_qos_level dmdata_sw_data dc_writeback_update vertical_interrupt_ref_point START_V_UPDATE START_V_SYNC INVALID_POINT periodic_interrupt_config ref_point lines_offset dc_mst_stream_bw_update is_increase mst_stream_bw out_tf out_csc wb_update dsc_changed mst_bw crtc_timing_adjust fams_changed scaler_sharpener stream_update_flags p_link_settings p_custom_pattern cust_pattern_size dc_stream_debug_options force_odm_combine_segments allow_transition_for_forced_odm refresh_rate_hz luminance_millinits flicker_criteria_milli_nits_GAMING flicker_criteria_milli_nits_STATIC nominal_refresh_rate dm_max_decrease_from_nominal otg_offset sink_signal edid_caps dc_container_id features_3d scdc_caps fec_caps hblank_expansion_caps is_vsc_sdp_colorimetry_supported sink_id dc_stream_update integer_scaling_update output_csc_transform dsc_config mst_bw_update dc_scratch_space stream_state update_bw_bounding_box temp_stream pipes_to_unlock_first link_service destroy_link detect_link detect_connection_type add_remote_sink remove_remote_sink get_hpd_state get_hpd_gpio enable_hpd_filter reset_cur_dp_mst_topology is_hdcp1x_supported is_hdcp2x_supported clear_dprx_states get_cur_res_map restore_res_map get_cur_link_res validate_mode_timing dp_link_bandwidth_kbps validate_dpia_bandwidth dp_required_hblank_size_bytes set_dpms_on set_dpms_off blank_all_dp_displays blank_all_edp_displays blank_dp_stream increase_mst_payload reduce_mst_payload set_dsc_on_stream set_dsc_enable update_dsc_config create_ddc_service destroy_ddc_service query_ddc_data aux_transfer_raw configure_fixed_vs_pe_retimer aux_transfer_with_retries_no_mutex is_in_aux_transaction_mode get_aux_defer_delay dp_is_sink_present dp_is_fec_supported dp_is_128b_132b_signal dp_get_max_link_enc_cap dp_get_verified_link_cap dp_get_encoding_format dp_should_enable_fec dp_decide_link_settings mst_decide_link_encoding_format edp_decide_link_settings bw_kbps_from_raw_frl_link_rate_data dp_overwrite_extended_receiver_cap dp_decide_lttpr_mode dpia_handle_usb4_bandwidth_allocation_for_link dp_set_drive_settings dpcd_write_rx_power_ctrl dp_parse_link_loss_status dp_should_allow_hpd_rx_irq dp_handle_link_loss dp_read_hpd_rx_irq_data dp_handle_hpd_rx_irq edp_panel_backlight_power_on edp_get_backlight_level edp_get_backlight_level_nits edp_set_backlight_level edp_set_backlight_level_nits edp_get_target_backlight_pwm edp_get_psr_state edp_set_psr_allow_active edp_setup_psr edp_set_sink_vtotal_in_psr_active edp_get_psr_residency edp_get_replay_state edp_set_replay_allow_active edp_setup_replay edp_send_replay_cmd edp_set_coasting_vtotal edp_replay_residency edp_set_replay_power_opt_and_coasting_vtotal edp_wait_for_t12 edp_is_ilr_optimization_required edp_backlight_enable_aux edp_add_delay_for_T9 edp_receiver_ready_T9 edp_receiver_ready_T7 edp_power_alpm_dpcd_enable edp_set_panel_power dp_handle_automated_test dp_set_test_pattern dp_set_preferred_link_settings dp_set_preferred_training_settings dp_trace_is_initialized dp_trace_set_is_logged_flag dp_trace_is_logged dp_trace_get_lt_end_timestamp dp_trace_get_lt_counts dp_trace_get_link_loss_count dp_trace_set_edp_power_timestamp dp_trace_get_edp_poweron_timestamp dp_trace_get_edp_poweroff_timestamp dp_trace_source_sequence bw_calcs_dceip percent_of_ideal_port_bw_received_after_urgent_latency max_average_percent_of_ideal_port_bw_display_can_use_in_normal_system_operation max_average_percent_of_ideal_drambw_display_can_use_in_normal_system_operation large_cursor cursor_max_outstanding_group_num dmif_pipe_en_fbc_chunk_tracker dmif_request_buffer_size lines_interleaved_into_lb low_power_tiling_mode chunk_width number_of_graphics_pipes number_of_underlay_pipes display_write_back_supported argb_compression_support underlay_vscaler_efficiency6_bit_per_component underlay_vscaler_efficiency8_bit_per_component underlay_vscaler_efficiency10_bit_per_component underlay_vscaler_efficiency12_bit_per_component graphics_vscaler_efficiency6_bit_per_component graphics_vscaler_efficiency8_bit_per_component graphics_vscaler_efficiency10_bit_per_component graphics_vscaler_efficiency12_bit_per_component alpha_vscaler_efficiency max_dmif_buffer_allocated graphics_dmif_size underlay_luma_dmif_size underlay_chroma_dmif_size pre_downscaler_enabled underlay_downscale_prefetch_enabled lb_write_pixels_per_dispclk lb_size_per_component444 graphics_lb_nodownscaling_multi_line_prefetching stutter_and_dram_clock_state_change_gated_before_cursor underlay420_luma_lb_size_per_component underlay420_chroma_lb_size_per_component underlay422_lb_size_per_component cursor_chunk_width cursor_dcp_buffer_lines underlay_maximum_width_efficient_for_tiling underlay_maximum_height_efficient_for_tiling peak_pte_request_to_eviction_ratio_limiting_multiple_displays_or_single_rotated_display peak_pte_request_to_eviction_ratio_limiting_single_display_no_rotation minimum_outstanding_pte_request_limit maximum_total_outstanding_pte_requests_allowed_by_saw limit_excessive_outstanding_dmif_requests linear_mode_line_request_alternation_slice scatter_gather_lines_of_pte_prefetching_in_linear_mode display_write_back420_luma_mcifwr_buffer_size display_write_back420_chroma_mcifwr_buffer_size request_efficiency dispclk_per_request dispclk_ramping_factor display_pipe_throughput_factor scatter_gather_pte_request_rows_in_tiling_mode mcifwr_all_surfaces_burst_time bw_calcs_vbios dram_channel_width_in_bits number_of_dram_channels number_of_dram_banks low_yclk mid_yclk high_yclk low_sclk mid1_sclk mid2_sclk mid3_sclk mid4_sclk mid5_sclk mid6_sclk high_sclk low_voltage_max_dispclk mid_voltage_max_dispclk high_voltage_max_dispclk low_voltage_max_phyclk mid_voltage_max_phyclk high_voltage_max_phyclk data_return_bus_width trc dmifmc_urgent_latency stutter_self_refresh_exit_latency stutter_self_refresh_entry_latency nbp_state_change_latency mcifwrmc_urgent_latency scatter_gather_enable down_spread_percentage average_compression_rate number_of_request_slots_gmc_reserves_for_dmif_per_channel blackout_duration maximum_blackout_recovery_time dcn_soc_bounding_box sr_exit_time sr_enter_plus_exit_time urgent_latency write_back_latency percent_of_ideal_drambw_received_after_urg_latency max_request_size dcfclkv_max0p9 dcfclkv_nom0p8 dcfclkv_mid0p72 dcfclkv_min0p65 max_dispclk_vmax0p9 max_dispclk_vmid0p72 max_dispclk_vnom0p8 max_dispclk_vmin0p65 max_dppclk_vmax0p9 max_dppclk_vnom0p8 max_dppclk_vmid0p72 max_dppclk_vmin0p65 fabric_and_dram_bandwidth_vmax0p9 fabric_and_dram_bandwidth_vnom0p8 fabric_and_dram_bandwidth_vmid0p72 fabric_and_dram_bandwidth_vmin0p65 phyclkv_max0p9 phyclkv_nom0p8 phyclkv_mid0p72 phyclkv_min0p65 downspreading round_trip_ping_latency_cycles urgent_out_of_order_return_per_channel number_of_channels vmm_page_size dram_clock_change_latency return_bus_width percent_disp_bw_limit dcn_ip_params rob_buffer_size_in_kbyte det_buffer_size_in_kbyte pixel_chunk_size_in_kbyte pte_chunk_size writeback_chunk_size odm_capability dsc_capability line_buffer_size writeback_luma_buffer_size writeback_chroma_buffer_size max_num_writeback max_dchub_topscl_throughput max_pscl_tolb_throughput max_lb_tovscl_throughput max_vscl_tohscl_throughput pte_buffer_size_in_requests dispclk_ramping_margin under_scan_factor bug_forcing_luma_and_chroma_request_to_same_size_fixed dc_scaling_info dc_surface_update surface flip_addr plane_info scaling_info cm2_params link_flags dp_keep_receiver_powered dp_skip_DID2 dp_skip_reset_segment dp_skip_fs_144hz dp_mot_reset_segment dpia_mst_dsc_always_on dpia_forced_tbt3_mode dongle_mode_timing_override blank_stream_on_ocs_change read_dpcd204h_on_irq_hpd force_dp_ffe_preset stored_backlight_registers dp_audio_bandwidth_params crtc_timing link_encoding sample_rate_hz portId manufacturerName productCode dc_sink_dsc_caps is_virtual_dpcd_dsc is_dsc_passthrough_supported dsc_dec_caps dc_sink_hblank_expansion_caps is_virtual_dpcd_hblank_expansion dc_sink_fec_caps is_rx_fec_supported is_topology_fec_supported manufacturer_OUI dc_sink_init_data dc_dsc_bw_range min_kbps min_target_bpp_x16 max_kbps max_target_bpp_x16 stream_kbps dsc_funcs dc_dsc_config_options max_target_bpp_limit_override_x16 slice_height_granularity dsc_force_odm_hslice_override force_dsc_when_not_needed bw_fixed bw_calcs_version BW_CALCS_VERSION_INVALID BW_CALCS_VERSION_CARRIZO BW_CALCS_VERSION_POLARIS10 BW_CALCS_VERSION_POLARIS11 BW_CALCS_VERSION_POLARIS12 BW_CALCS_VERSION_VEGAM BW_CALCS_VERSION_STONEY BW_CALCS_VERSION_VEGA10 bw_defines bw_def_no bw_def_none bw_def_yes bw_def_ok bw_def_high bw_def_mid bw_def_low bw_defs_start bw_def_underlay422 bw_def_underlay420_luma bw_def_underlay420_chroma bw_def_underlay444 bw_def_graphics bw_def_display_write_back420_luma bw_def_display_write_back420_chroma bw_def_portrait bw_def_hsr_mtn_4 bw_def_hsr_mtn_h_taps bw_def_ceiling__h_taps_div_4___meq_hsr bw_def_invalid_linear_or_stereo_mode bw_def_invalid_rotation_or_bpp_or_stereo bw_def_vsr_mtn_v_taps bw_def_vsr_mtn_4 bw_def_auto bw_def_manual bw_def_exceeded_allowed_maximum_sclk bw_def_exceeded_allowed_page_close_open bw_def_exceeded_allowed_outstanding_pte_req_queue_size bw_def_exceeded_allowed_maximum_bw bw_def_landscape bw_def_any_lines bw_def_underlay_only bw_def_blended bw_def_blend bw_def_mono bw_def_side_by_side bw_def_top_bottom bw_def_420 bw_def_422 bw_def_444 bw_def_linear bw_def_tiled bw_def_array_linear_general bw_def_array_linear_aligned bw_def_rotated_micro_tiling bw_def_display_micro_tiling bw_def_gddr5 bw_def_hbm bw_def_high_no_nbp_state_change bw_def_0_72 bw_def_0_8 bw_def_0_9 bw_def_notok bw_def_na dcn_bw_defs dcn_bw_v_min0p65 dcn_bw_v_mid0p72 dcn_bw_v_nom0p8 dcn_bw_v_max0p9 dcn_bw_v_max0p91 dcn_bw_no_support dcn_bw_yes dcn_bw_hor dcn_bw_vert dcn_bw_override dcn_bw_rgb_sub_64 dcn_bw_rgb_sub_32 dcn_bw_rgb_sub_16 dcn_bw_no dcn_bw_sw_linear dcn_bw_sw_4_kb_d dcn_bw_sw_4_kb_d_x dcn_bw_sw_64_kb_d dcn_bw_sw_64_kb_d_t dcn_bw_sw_64_kb_d_x dcn_bw_sw_var_d dcn_bw_sw_var_d_x dcn_bw_yuv420_sub_8 dcn_bw_sw_4_kb_s dcn_bw_sw_4_kb_s_x dcn_bw_sw_64_kb_s dcn_bw_sw_64_kb_s_t dcn_bw_sw_64_kb_s_x dcn_bw_writeback dcn_bw_444 dcn_bw_dp dcn_bw_420 dcn_bw_hdmi dcn_bw_sw_var_s dcn_bw_sw_var_s_x dcn_bw_yuv420_sub_10 dcn_bw_supported_in_v_active dcn_bw_supported_in_v_blank dcn_bw_not_supported dcn_bw_na dcn_bw_encoder_8bpc dcn_bw_encoder_10bpc dcn_bw_encoder_12bpc dcn_bw_encoder_16bpc dcn_bw_internal_vars max_dispclk max_dppclk dcfclk_per_state phyclk_per_state fabric_and_dram_bandwidth_per_state v_sync_plus_back_porch dcc_enable lb_bit_per_pixel source_pixel_format source_surface_mode output_deep_color scaler_rec_out_width scaler_recout_height underscan_output interlace_output override_hta_ps override_vta_ps override_hta_pschroma override_vta_pschroma urgent_latency_support_us h_ratio v_ratio hta_pschroma vta_pschroma synchronized_vblank ta_pscalculation voltage_override_level number_of_active_planes voltage_level immediate_flip_supported max_phyclk fabric_and_dram_bandwidth dpp_per_plane_per_ratio dispclk_dppclk_support_per_ratio required_dispclk_per_ratio error_message dispclk_dppclk_ratio dpp_per_plane det_buffer_size_y det_buffer_size_c swath_height_y swath_height_c final_error_message header_line allow_different_hratio_vratio acceptable_quality_hta_ps acceptable_quality_vta_ps no_of_dpp swath_width_yper_state swath_height_yper_state swath_height_cper_state urgent_latency_support_us_per_state v_ratio_pre_ywith_immediate_flip v_ratio_pre_cwith_immediate_flip required_prefetch_pixel_data_bw_with_immediate_flip v_ratio_pre_ywithout_immediate_flip v_ratio_pre_cwithout_immediate_flip required_prefetch_pixel_data_bw_without_immediate_flip prefetch_supported_with_immediate_flip prefetch_supported_without_immediate_flip v_ratio_in_prefetch_supported_with_immediate_flip v_ratio_in_prefetch_supported_without_immediate_flip required_dispclk dispclk_dppclk_support total_available_pipes_support total_number_of_active_dpp total_number_of_dcc_active_dpp urgent_latency_support mode_support_with_immediate_flip mode_support_without_immediate_flip return_bw_per_state dio_support urgent_round_trip_and_out_of_order_latency_per_state rob_support bandwidth_support prefetch_bw meta_pte_bytes_per_frame meta_row_bytes dpte_bytes_per_row prefetch_lines_y prefetch_lines_c max_num_sw_y max_num_sw_c line_times_for_prefetch lines_for_meta_pte_with_immediate_flip lines_for_meta_pte_without_immediate_flip lines_for_meta_and_dpte_row_with_immediate_flip lines_for_meta_and_dpte_row_without_immediate_flip min_dppclk_using_single_dpp swath_width_ysingle_dpp byte_per_pixel_in_dety byte_per_pixel_in_detc number_of_dpp_required_for_det_and_lb_size required_phyclk read256_block_height_y read256_block_width_y read256_block_height_c read256_block_width_c max_swath_height_y max_swath_height_c min_swath_height_y min_swath_height_c pscl_factor pscl_factor_chroma scale_ratio_support source_format_pixel_and_scan_support total_read_bandwidth_consumed_gbyte_per_second total_write_bandwidth_consumed_gbyte_per_second total_bandwidth_consumed_gbyte_per_second dcc_enabled_in_any_plane return_bw_todcn_per_state critical_point writeback_latency_support required_output_bw total_number_of_active_writeback total_available_writeback_support maximum_swath_width number_of_dpp_required_for_det_size number_of_dpp_required_for_lb_size min_dispclk_using_single_dpp min_dispclk_using_dual_dpp viewport_size_support swath_width_granularity_y rounded_up_max_swath_size_bytes_y swath_width_granularity_c rounded_up_max_swath_size_bytes_c lines_in_det_luma lines_in_det_chroma effective_lb_latency_hiding_source_lines_luma effective_lb_latency_hiding_source_lines_chroma effective_detlb_lines_luma effective_detlb_lines_chroma projected_dcfclk_deep_sleep meta_req_height_y meta_req_width_y meta_surface_width_y meta_surface_height_y meta_pte_bytes_per_frame_y meta_row_bytes_y macro_tile_block_size_bytes_y macro_tile_block_height_y data_pte_req_height_y data_pte_req_width_y dpte_bytes_per_row_y meta_req_height_c meta_req_width_c meta_surface_width_c meta_surface_height_c meta_pte_bytes_per_frame_c meta_row_bytes_c macro_tile_block_size_bytes_c macro_tile_block_height_c macro_tile_block_width_c data_pte_req_height_c data_pte_req_width_c dpte_bytes_per_row_c v_init_y max_partial_sw_y v_init_c max_partial_sw_c time_calc v_update_offset total_repeater_delay v_update_width v_ready_offset time_setup extra_latency maximum_vstartup bw_available_for_immediate_flip total_immediate_flip_bytes time_for_meta_pte_with_immediate_flip time_for_meta_pte_without_immediate_flip time_for_meta_and_dpte_row_with_immediate_flip time_for_meta_and_dpte_row_without_immediate_flip line_times_to_request_prefetch_pixel_data_with_immediate_flip line_times_to_request_prefetch_pixel_data_without_immediate_flip maximum_read_bandwidth_with_prefetch_with_immediate_flip maximum_read_bandwidth_with_prefetch_without_immediate_flip voltage_level_with_immediate_flip voltage_level_without_immediate_flip total_number_of_active_dpp_per_ratio byte_per_pix_dety byte_per_pix_detc read256_bytes_block_height_y read256_bytes_block_width_y read256_bytes_block_height_c read256_bytes_block_width_c maximum_swath_height_y maximum_swath_height_c minimum_swath_height_y minimum_swath_height_c swath_width prefetch_bandwidth v_init_pre_fill_y v_init_pre_fill_c max_num_swath_y max_num_swath_c prefill_y prefill_c v_startup allow_dram_clock_change_during_vblank allow_dram_self_refresh_during_vblank v_ratio_prefetch_y v_ratio_prefetch_c destination_lines_for_prefetch destination_lines_to_request_vm_inv_blank destination_lines_to_request_row_in_vblank min_ttuv_blank byte_per_pixel_dety byte_per_pixel_detc swath_width_y lines_in_dety lines_in_dety_rounded_down_to_swath lines_in_detc lines_in_detc_rounded_down_to_swath full_det_buffering_time_y full_det_buffering_time_c active_dram_clock_change_latency_margin v_blank_dram_clock_change_latency_margin dcfclk_deep_sleep_per_plane read_bandwidth_plane_luma read_bandwidth_plane_chroma display_pipe_line_delivery_time_luma display_pipe_line_delivery_time_chroma display_pipe_line_delivery_time_luma_prefetch display_pipe_line_delivery_time_chroma_prefetch pixel_pte_bytes_per_row meta_pte_bytes_frame meta_row_byte prefetch_source_lines_y prefetch_source_lines_c pscl_throughput pscl_throughput_chroma output_bpphdmi output_bppdp4_lane_hbr output_bppdp4_lane_hbr2 output_bppdp4_lane_hbr3 max_vstartup_lines dispclk_with_ramping dispclk_without_ramping dppclk_using_single_dpp_luma dppclk_using_single_dpp dppclk_using_single_dpp_chroma dppclk return_bandwidth_to_dcn dcc_enabled_any_plane return_bw critical_compression total_data_read_bandwidth total_active_dpp total_dcc_active_dpp urgent_round_trip_and_out_of_order_latency last_pixel_of_line_extra_watermark data_fabric_line_delivery_time_luma data_fabric_line_delivery_time_chroma urgent_extra_latency urgent_watermark ptemeta_urgent_watermark dram_clock_change_watermark total_active_writeback writeback_dram_clock_change_watermark min_full_det_buffering_time frame_time_for_min_full_det_buffering_time average_read_bandwidth_gbyte_per_second part_of_burst_that_fits_in_rob stutter_burst_time stutter_efficiency_not_including_vblank smallest_vblank v_blank_time stutter_efficiency dcf_clk_deep_sleep stutter_exit_watermark stutter_enter_plus_exit_watermark effective_det_plus_lb_lines_luma urgent_latency_support_us_luma effective_det_plus_lb_lines_chroma urgent_latency_support_us_chroma min_urgent_latency_support_us non_urgent_latency_tolerance block_height256_bytes_y block_height256_bytes_c meta_request_width_y meta_surf_width_y meta_surf_height_y meta_pte_bytes_frame_y meta_row_byte_y macro_tile_size_byte_y macro_tile_height_y pixel_pte_req_height_y pixel_pte_req_width_y pixel_pte_bytes_per_row_y meta_request_width_c meta_surf_width_c meta_surf_height_c meta_pte_bytes_frame_c meta_row_byte_c macro_tile_size_bytes_c macro_tile_height_c pixel_pte_req_height_c pixel_pte_req_width_c pixel_pte_bytes_per_row_c max_partial_swath_y max_partial_swath_c t_calc next_prefetch_mode v_startup_lines planes_with_room_to_increase_vstartup_prefetch_bw_less_than_active_bw planes_with_room_to_increase_vstartup_vratio_prefetch_more_than4 planes_with_room_to_increase_vstartup_destination_line_times_for_prefetch_less_than2 v_ratio_prefetch_more_than4 destination_line_times_for_prefetch_less_than2 prefetch_mode dstx_after_scaler dsty_after_scaler v_update_offset_pix total_repeater_delay_time v_update_width_pix v_ready_offset_pix t_setup t_wait bandwidth_available_for_immediate_flip tot_immediate_flip_bytes max_rd_bandwidth time_for_fetching_meta_pte time_for_fetching_row_in_vblank lines_to_request_prefetch_pixel_data required_prefetch_pix_data_bw prefetch_mode_supported active_dp_ps lb_latency_hiding_source_lines_y lb_latency_hiding_source_lines_c effective_lb_latency_hiding_y effective_lb_latency_hiding_c dpp_output_buffer_lines_y dpp_output_buffer_lines_c dppopp_buffering_y max_det_buffering_time_y active_dram_clock_change_latency_margin_y dppopp_buffering_c max_det_buffering_time_c active_dram_clock_change_latency_margin_c writeback_dram_clock_change_latency_margin min_active_dram_clock_change_margin v_blank_of_min_active_dram_clock_change_margin second_min_active_dram_clock_change_margin min_vblank_dram_clock_change_margin dram_clock_change_margin dram_clock_change_support wr_bandwidth max_used_bw display_sink_capability downstrm_sink_count downstrm_sink_count_valid additional_audio_delay video_latency_interlace video_latency_progressive ss_supported dp_link_lane_count dp_link_rate dp_link_spead is_edp_sink_cap_valid dml2_display_dlg_regs dml2_display_ttu_regs dml2_display_arb_regs max_req_outstanding min_req_outstanding sat_level_us hvm_max_qos_commit_threshold hvm_min_req_outstand_commit_threshold compbuf_reserved_space_kbytes compbuf_size sdpif_request_rate_limit allow_sdpif_rate_limit_when_cstate_req dcfclk_deep_sleep_hysteresis pstate_stall_threshold dml2_display_plane_rq_regs dml2_display_rq_regs unbounded_request_enabled dml2_display_mcache_regs mcache_id_first mcache_id_second split_location dml2_hubp_pipe_mcache_regs dml2_dchub_per_pipe_register_set dml2_dchub_watermark_regs sr_enter sr_exit temp_read_or_ppt refcyc_per_trip_to_mem refcyc_per_meta_trip_to_mem frac_urg_bw_flip frac_urg_bw_nom frac_urg_bw_mall cstate_pstate_watermarks_st cstate_exit_ns cstate_exit_z8_ns cstate_enter_plus_exit_z8_ns cstate_enter_plus_exit_ns pstate_change_ns fclk_pstate_change_ns dcn_watermarks pte_meta_urgent_ns urgent_ns cstate_pstate usr_retraining_ns dcn_watermark_set dcn4x dce_watermarks a_mark b_mark c_mark d_mark stutter_modes enhanced quad_dmif_buffer watermark_nb_pstate mem_input request_address stutter_mode mem_input_funcs mem_input_setup dcc_control mem_program_viewport mem_input_program_display_marks mem_input_program_chroma_display_marks allocate_mem_input free_mem_input mem_input_program_surface_flip_and_addr mem_input_program_pte_vm mem_input_set_vm_system_aperture_settings mem_input_set_vm_context0_settings mem_input_program_surface_config mem_input_is_flip_pending mem_input_update_dchub set_hubp_blank_en mem_input_clear_tiling vm_system_aperture_param sys_default sys_low sys_high vm_context0_param pte_base pte_start pte_end fault_default reg_cursor_control_cfg x_pos y_pos reg_position_cfg x_hot y_hot reg_hot_spot_cfg reg_dst_offset_cfg cursor_position_cache_hubp reg_cursor_size_cfg reg_cursor_settings_cfg cursor_attribute_cache_hubp reg_cur0_control_cfg cursor_position_cache_dpp cursor_attribute_cache_dpp dml2_mcache_surface_allocation requires_dedicated_mall_mcache num_mcaches_plane0 num_mcaches_plane1 mcache_x_offsets_plane0 mcache_x_offsets_plane1 shift_granularity global_mcache_ids_plane0 global_mcache_ids_plane1 global_mcache_ids_mall_plane0 global_mcache_ids_mall_plane1 last_slice_sharing informative dml2_soc_derate_values dram_derate_percent_pixel dram_derate_percent_vm dram_derate_percent_pixel_and_vm fclk_derate_percent dcfclk_derate_percent dml2_soc_derates system_active_urgent system_active_average dcn_mall_prefetch_urgent dcn_mall_prefetch_average system_idle_average base_latency_us base_latency_pixel_vm_us base_latency_vm_us scaling_factor_fclk_us scaling_factor_mhz dml2_dcn32x_soc_qos_params loaded_round_trip_latency_fclk_cycles dml2_dcn4_uclk_dpm_dependent_qos_params minimum_uclk_khz urgent_ramp_uclk_cycles trip_to_memory_uclk_cycles meta_trip_to_memory_uclk_cycles maximum_latency_when_urgent_uclk_cycles average_latency_when_urgent_uclk_cycles maximum_latency_when_non_urgent_uclk_cycles average_latency_when_non_urgent_uclk_cycles dml2_dcn4x_soc_qos_params df_qos_response_time_fclk_cycles max_round_trip_to_furthest_cs_fclk_cycles mall_overhead_fclk_cycles meta_trip_adder_fclk_cycles average_transport_distance_fclk_cycles umc_urgent_ramp_latency_margin umc_max_latency_margin umc_average_latency_margin fabric_max_transport_latency_margin fabric_average_transport_latency_margin per_uclk_dpm_params dml2_qos_param_type dml2_qos_param_type_dcn3 dml2_qos_param_type_dcn4x scaling_factor_us dcn32x dml2_soc_qos_parameters derate_table qos_params qos_type dml2_soc_power_management_parameters dram_clk_change_blackout_us dram_clk_change_read_only_us dram_clk_change_write_only_us fclk_change_blackout_us g7_ppt_blackout_us stutter_enter_plus_exit_latency_us stutter_exit_latency_us z8_stutter_enter_plus_exit_latency_us z8_stutter_exit_latency_us z8_min_idle_time g6_temp_read_blackout_us dml2_clk_table clk_values_khz num_clk_values dml2_dram_params channel_width_bytes transactions_per_clock dml2_soc_state_table dtbclk phyclk dscclk phyclk_d18 phyclk_d32 dram_config dml2_soc_vmin_clock_limits mall_comb_mcache_p0 mall_comb_mcache_p1 plane0_plane1 meta_row_bytes_plane0 meta_row_bytes_plane1 vstartup_lines vupdate_offset_pixels vupdate_vupdate_width_pixels vready_offset_pixels pstate_keepout_start_lines dml2_global_sync_programming hubp_ind_block_size hubp_ind_block_unconstrained hubp_ind_block_64b hubp_ind_block_128b hubp_ind_block_64b_no_128bcl hubp_3dlut_fl_mode hubp_3dlut_fl_mode_disable hubp_3dlut_fl_mode_native_1 hubp_3dlut_fl_mode_native_2 hubp_3dlut_fl_mode_transform hubp_3dlut_fl_format hubp_3dlut_fl_format_unorm_12msb_bitslice hubp_3dlut_fl_format_unorm_12lsb_bitslice hubp_3dlut_fl_format_float_fp1_5_10 hubp_3dlut_fl_addressing_mode hubp_3dlut_fl_addressing_mode_sw_linear hubp_3dlut_fl_addressing_mode_simple_linear hubp_3dlut_fl_width hubp_3dlut_fl_width_17 hubp_3dlut_fl_width_33 hubp_3dlut_fl_width_transformed hubp_3dlut_fl_crossbar_bit_slice hubp_3dlut_fl_crossbar_bit_slice_0_15 hubp_3dlut_fl_crossbar_bit_slice_16_31 hubp_3dlut_fl_crossbar_bit_slice_32_47 hubp_3dlut_fl_crossbar_bit_slice_48_63 hubp curs_attr curs_pos power_gated att cur_rect hubp_funcs hubp_setup hubp_setup2 hubp_setup_interdependent hubp_setup_interdependent2 hubp_reset hubp_program_surface_flip_and_addr hubp_program_pte_vm hubp_set_vm_system_aperture_settings hubp_set_vm_context0_settings hubp_program_surface_config hubp_is_flip_pending set_blank_regs phantom_hubp_post_enable hubp_disconnect hubp_clk_cntl hubp_vtg_sel hubp_read_state hubp_clear_underflow hubp_disable_control hubp_get_underflow_status hubp_init dmdata_set_attributes dmdata_load hubp_enable_tripleBuffer hubp_is_triplebuffer_enabled hubp_set_flip_control_surface_gsl set_unbounded_requesting hubp_in_blank hubp_soft_reset hubp_set_flip_int hubp_update_force_pstate_disallow hubp_update_force_cursor_pstate_disallow hubp_update_mall_sel hubp_prepare_subvp_buffering hubp_surface_update_lock program_extended_blank hubp_wait_pipe_read_start hubp_program_mcache_id_and_split_coordinate hubp_update_3dlut_fl_bias_scale hubp_program_3dlut_fl_mode hubp_program_3dlut_fl_format hubp_program_3dlut_fl_addr hubp_program_3dlut_fl_dlg_param hubp_enable_3dlut_fl hubp_program_3dlut_fl_addressing_mode hubp_program_3dlut_fl_width hubp_program_3dlut_fl_tmz_protected hubp_program_3dlut_fl_crossbar hubp_get_3dlut_fl_done hubp_clear_tiling dwb_sw_version dwb_ver_1_0 dwb_ver_2_0 dwb_frame_capture_enable DWB_FRAME_CAPTURE_DISABLE DWB_FRAME_CAPTURE_ENABLE dwb_output_csc_mode DWB_OUTPUT_CSC_DISABLE DWB_OUTPUT_CSC_COEF_A DWB_OUTPUT_CSC_COEF_B dwb_warmup_params warmup_en warmup_mode warmup_depth warmup_data warmup_width warmup_height support_dwb support_ogam support_wbscl support_ocsc support_stereo support_4k_120p dwb_caps adapter_id mcif inputSrcSelect dwb_output_black dwb_is_efc_transition dwb_is_drc wb_src_plane_inst mask_id mvc_cfg dwbc_funcs get_caps set_fc_enable dwb_set_scaler set_stereo set_new_content set_warmup dwb_get_mcifbuf_line dwb_program_output_csc dwb_ogam_set_output_transfer_func dwb_ogam_set_input_transfer_func get_drr_time_stamp get_dwb_status mcif_arb_params time_per_pixel cli_watermark pstate_watermark arbitration_slice slice_lines max_scaled_time dram_speed_change_duration mcif_irq_params sw_int_en sw_slice_int_en sw_overrun_int_en vce_int_en vce_slice_int_en mcif_wb_frame_dump_info mcif_wb_funcs warmup_mcif enable_mcif disable_mcif config_mcif_buf config_mcif_arb config_mcif_irq dump_frame panel_cntl_backlight_registers BL_PWM_CNTL BL_PWM_CNTL2 BL_PWM_PERIOD_CNTL LVTMA_PWRSEQ_REF_DIV_BL_PWM_REF_DIV PANEL_PWRSEQ_REF_DIV2 USER_LEVEL panel_cntl_funcs is_panel_backlight_on is_panel_powered_on store_backlight_level driver_set_backlight get_current_backlight panel_cntl_init_data pg_pipe_res_enable pg_res_enable pg_cntl_funcs dsc_pg_control hubp_dpp_pg_control hpo_pg_control io_clk_pg_control plane_otg_pg_control mpcc_pg_control opp_pg_control optc_pg_control dwb_pg_control init_pg_status audio_dp_link_info link_bandwidth_kbps hblank_min_symbol_width is_mst audio_crtc_info pixel_repetition requested_pixel_clock_100Hz calculated_pixel_clock_100Hz dsc_num_slices audio_dto_source DTO_SOURCE_UNKNOWN DTO_SOURCE_ID0 DTO_SOURCE_ID1 DTO_SOURCE_ID2 DTO_SOURCE_ID3 DTO_SOURCE_ID4 DTO_SOURCE_ID5 audio_pll_info audio_dto_source_clock_in_khz feed_back_divider dto_source dynamic_metadata_mode dmdata_dp dmdata_hdmi dmdata_dolby_vision enc_sdp_line_num adaptive_sync_line_num_valid adaptive_sync_line_num encoder_info_frame gamut hfvsif vtem hdrsmd adaptive_sync sdp_line_num encoder_unblank_param opp_cnt pix_per_cycle stream_encoder_funcs dp_set_stream_attribute hdmi_set_stream_attribute dvi_set_stream_attribute lvds_set_stream_attribute update_hdmi_info_packets stop_hdmi_info_packets update_dp_info_packets_sdp_line_num update_dp_info_packets stop_dp_info_packets dp_blank dp_unblank audio_mute_control dp_audio_setup dp_audio_enable dp_audio_disable hdmi_audio_setup hdmi_audio_disable setup_stereo_sync dig_connect_to_otg hdmi_reset_stream_attribute dig_source_otg dp_get_pixel_format enc_read_state dp_set_dsc_config dp_set_dsc_pps_info_packet set_dynamic_metadata dp_set_odm_combine get_fifo_cal_average_level set_input_mode enable_fifo disable_fifo is_fifo_enabled map_stream_to_link get_pixels_per_cycle enc_state dsc_slice_width sec_gsp_pps_line_num vbid6_line_reference vbid6_line_num sec_gsp_pps_enable sec_stream_enable hpo_dp_stream_encoder_state stream_enc_enabled vid_stream_enabled component_depth compressed_format sdp_enabled mapped_to_link_enc hpo_dp_stream_encoder_funcs set_stream_attribute set_hblank_min_symbol_width audio_funcs endpoint_valid az_enable az_disable az_configure az_disable_hbr_audio wall_dto_setup pp_smu_ver PP_SMU_UNSUPPORTED PP_SMU_VER_RV PP_SMU_VER_NV PP_SMU_VER_RN PP_SMU_VER_VG PP_SMU_VER_MAX pp_smu_funcs_rv set_display_count set_wm_ranges set_hard_min_dcfclk_by_freq set_min_deep_sleep_dcfclk set_hard_min_socclk_by_freq set_pme_wa_enable pp_smu_nv_clock_id PP_SMU_NV_DISPCLK PP_SMU_NV_PHYCLK PP_SMU_NV_PIXELCLK pp_smu_funcs_nv set_hard_min_uclk_by_freq set_voltage_by_freq get_maximum_sustainable_clocks set_pstate_handshake_support pp_smu_funcs_rn pp_smu_funcs_vgh notify_smu_timeout rv_funcs nv_funcs rn_funcs vgh_funcs pp_smu_funcs disable_blnd_lut disable_3dlut disable_shaper disable_gamcor disable_dscl defer_reg_writes degamma_params cur_attr deferred_reg_writes shaper_params dpp_funcs dpp_program_gamcor_lut dpp_set_pre_degam dpp_program_cm_dealpha dpp_program_cm_bias dpp_read_state dpp_reset dpp_set_scaler dpp_set_pixel_storage_depth dpp_get_optimal_number_of_taps dpp_set_gamut_remap dpp_set_csc_default dpp_set_csc_adjustment dpp_power_on_regamma_lut dpp_program_regamma_lut dpp_configure_regamma_lut dpp_program_regamma_lutb_settings dpp_program_regamma_luta_settings dpp_program_regamma_pwl dpp_program_bias_and_scale dpp_set_degamma dpp_program_input_lut dpp_program_degamma_pwl dpp_setup dpp_full_bypass dpp_set_hdr_multiplier set_optional_cursor_attributes dpp_dppclk_control dpp_deferred_update dpp_program_blnd_lut dpp_program_shaper_lut dpp_program_3dlut dpp_cnv_set_alpha_keyer dpp_get_gamut_remap set_cursor_matrix dpp_input_csc_matrix dpp_grph_csc_adjustment cnv_color_keyer_params color_keyer_en color_keyer_mode color_keyer_alpha_low color_keyer_alpha_high color_keyer_red_low color_keyer_red_high color_keyer_green_low color_keyer_green_high color_keyer_blue_low color_keyer_blue_high cnv_alpha_2bit_lut dcn_dpp_state igam_lut_mode igam_input_format dgam_lut_mode rgam_lut_mode gamut_remap_mode gamut_remap_c11_c12 gamut_remap_c13_c14 gamut_remap_c21_c22 gamut_remap_c23_c24 gamut_remap_c31_c32 gamut_remap_c33_c34 blnd_lut_mode pre_dgam_mode pre_dgam_select gamcor_mode CM_bias_params cm_bias_cr_r cm_bias_y_g cm_bias_cb_b cm_bias_format resource_funcs get_preferred_eng_id_dpia link_init panel_cntl_create link_enc_create link_enc_create_minimal validate_bandwidth calculate_wm_and_dlg update_soc_for_wm_a prepare_mcache_programming populate_dml_pipes link_encs_assign link_enc_unassign validate_global acquire_free_pipe_as_secondary_dpp_pipe acquire_free_pipe_as_secondary_opp_head release_pipe validate_plane add_stream_to_ctx remove_stream_from_ctx patch_unknown_plane_state find_first_free_match_stream_enc_for_link populate_dml_writeback_from_context set_mcif_arb_params acquire_post_bldn_3dlut release_post_bldn_3dlut add_dsc_to_stream_resource add_phantom_pipes get_panel_config_defaults build_pipe_pix_clk_params get_power_profile get_det_buffer_size get_vstartup_for_pipe clk_bw_params dp_audio hdmi_audio_on_dongle hdmi_audio_native gsl_0 gsl_1 gsl_2 xtalin_clock_inKhz dccg_ref_clock_inKhz dchub_ref_clock_inKhz input_pixel_processor dce_aux dce_i2c_hw dce_i2c_sw irq_service dmcu_is_running dmub_psr dmub_replay resource_caps dcn_fe_bandwidth test_pattern_params stream_resource pix_clk_params plane_resource scl_data ipp xfm dp_link_settings odm opp_changed tg_changed hubp_interdependent hubp_rq_dlg_ttu scaler plane_changed test_pattern_changed pipe_update_flags div_factor1 div_factor2 p_state_switch_method P_STATE_UNKNOWN P_STATE_V_BLANK P_STATE_FPO P_STATE_V_ACTIVE P_STATE_SUB_VP P_STATE_DRR_SUB_VP P_STATE_V_BLANK_SUB_VP link_enc_cfg_context link_enc_assignments link_enc_avail transient_assignments dce_bw_output cpuc_state_change_enable cpup_state_change_enable stutter_mode_enable nbp_state_change_enable urgent_wm_ns stutter_exit_wm_ns stutter_entry_wm_ns nbp_state_change_wm_ns sclk_khz sclk_deep_sleep_khz yclk_khz blackout_recovery_time_us mcif_wb_arb dcn_bw_output bw_writeback compbuf_size_kb mall_ss_size_bytes mall_ss_psr_active_size_bytes mall_subvp_size_bytes legacy_svp_drr_stream_index legacy_svp_drr_stream_index_valid mcache_allocations fams2_global_config fams2_stream_base_params fams2_stream_sub_params arb_regs bw_output dcn bw_context dml2 dml2_dc_power_source dml2_context dmub_cmd stutter_period_us dmub_window_memory_type DMUB_WINDOW_MEMORY_TYPE_FB DMUB_WINDOW_MEMORY_TYPE_GART dmub_status DMUB_STATUS_OK DMUB_STATUS_NO_CTX DMUB_STATUS_QUEUE_FULL DMUB_STATUS_TIMEOUT DMUB_STATUS_INVALID DMUB_STATUS_HW_FAILURE DMUB_STATUS_POWER_STATE_D3 dmub_asic DMUB_ASIC_NONE DMUB_ASIC_DCN20 DMUB_ASIC_DCN21 DMUB_ASIC_DCN30 DMUB_ASIC_DCN301 DMUB_ASIC_DCN302 DMUB_ASIC_DCN303 DMUB_ASIC_DCN31 DMUB_ASIC_DCN31B DMUB_ASIC_DCN314 DMUB_ASIC_DCN315 DMUB_ASIC_DCN316 DMUB_ASIC_DCN32 DMUB_ASIC_DCN321 DMUB_ASIC_DCN35 DMUB_ASIC_DCN351 DMUB_ASIC_DCN36 DMUB_ASIC_DCN401 DMUB_ASIC_MAX dmub_window_id DMUB_WINDOW_0_INST_CONST DMUB_WINDOW_1_STACK DMUB_WINDOW_2_BSS_DATA DMUB_WINDOW_3_VBIOS DMUB_WINDOW_4_MAILBOX DMUB_WINDOW_5_TRACEBUFF DMUB_WINDOW_6_FW_STATE DMUB_WINDOW_7_SCRATCH_MEM DMUB_WINDOW_SHARED_STATE DMUB_WINDOW_TOTAL dmub_notification_type DMUB_NOTIFICATION_NO_DATA DMUB_NOTIFICATION_AUX_REPLY DMUB_NOTIFICATION_HPD DMUB_NOTIFICATION_HPD_IRQ DMUB_NOTIFICATION_SET_CONFIG_REPLY DMUB_NOTIFICATION_DPIA_NOTIFICATION DMUB_NOTIFICATION_HPD_SENSE_NOTIFY DMUB_NOTIFICATION_MAX dmub_memory_access_type DMUB_MEMORY_ACCESS_DEFAULT DMUB_MEMORY_ACCESS_CPU DMUB_MEMORY_ACCESS_DMA dmub_srv_power_state_type DMUB_POWER_STATE_UNDEFINED DMUB_POWER_STATE_D0 DMUB_POWER_STATE_D3 dmub_region dmub_window dmub_fb dmub_srv_region_params inst_const_size bss_data_size vbios_size fw_inst_const fw_bss_data window_memory_type dmub_srv_region_info num_regions dmub_srv_memory_params region_info cpu_fb_addr cpu_gart_addr gpu_fb_addr gpu_gart_addr dmub_srv_hw_params load_inst_const skip_panel_power_sequence fw_in_system_memory mem_access_type disallow_phy_access dmub_timeout_info timeout_occured timeout_cmd dmub_diagnostic_data dmcub_version undefined_address_fault_addr inst_fetch_fault_addr data_write_fault_addr inbox1_rptr inbox1_wptr inbox1_size inbox0_rptr inbox0_wptr inbox0_size outbox1_rptr outbox1_wptr outbox1_size gpint_datain0 timeout_info is_dmcub_enabled is_dmcub_soft_reset is_dmcub_secure_reset is_traceport_en is_cw0_enabled is_cw6_enabled dmub_srv_base_funcs dmub_srv_hw_funcs reset_release backdoor_load backdoor_load_zfb_mode setup_windows setup_mailbox get_inbox1_wptr get_inbox1_rptr set_inbox1_wptr setup_out_mailbox get_outbox1_wptr set_outbox1_rptr setup_outbox0 get_outbox0_wptr set_outbox0_rptr emul_get_inbox1_rptr emul_set_inbox1_wptr is_psrsu_supported is_hw_init is_hw_powered_up enable_dmub_boot_options skip_dmub_panel_power_sequence get_fw_status get_fw_boot_option set_gpint is_gpint_acked get_gpint_response get_gpint_dataout configure_dmub_in_system_memory clear_inbox0_ack_register read_inbox0_ack_register send_inbox0_cmd get_current_time get_diagnostic_data should_detect init_reg_offsets send_reg_inbox0_cmd_msg read_reg_inbox0_rsp_int_status read_reg_inbox0_cmd_rsp write_reg_inbox0_rsp_int_ack read_reg_outbox0_rdy_int_status write_reg_outbox0_rdy_int_ack read_reg_outbox0_msg write_reg_outbox0_rsp read_reg_outbox0_rsp_int_status enable_reg_inbox0_rsp_int enable_reg_outbox0_rdy_int asic user_ctx scratch_mem_fb regs_dcn31 regs_dcn32 regs_dcn35 regs_dcn401 hw_funcs inbox1_rb inbox1_last_wptr outbox1_rb outbox0_rb meta_info dmub_srv_create_params dmub_fw_state dmub_srv_common_regs dmub_srv_dcn31_regs dmub_srv_dcn32_regs dmub_srv_dcn35_regs dmub_srv_dcn401_regs aux_reply sc_status dpia_notification hpd_sense_notify pending_notification abm_funcs abm_init set_abm_level set_backlight_level_pwm get_target_backlight init_abm_config set_abm_pause save_restore set_pipe_ex tg_regs tg_shift tg_mask opp_count max_h_total min_h_blank min_h_sync_width min_v_sync_width min_v_blank min_v_blank_interlace orginal_patched_timing dcn_optc_registers dcn_optc_shift dcn_optc_mask trace_event_raw_amdgpu_dc_reg_template trace_event_raw_amdgpu_dc_performance read_delta write_delta __data_loc_func trace_event_raw_amdgpu_dm_connector_atomic_check conn_id conn_state best_encoder_id trace_event_raw_amdgpu_dm_crtc_atomic_check trace_event_raw_amdgpu_dm_plane_state_template plane_id fb_format fb_planes fb_modifier trace_event_raw_amdgpu_dm_atomic_state_template trace_event_raw_amdgpu_dm_atomic_check_finish trace_event_raw_amdgpu_dm_dc_pipe_state stream_w stream_h dst_x dst_y dst_w dst_h clip_x clip_y clip_w clip_h recout_x recout_y recout_w recout_h viewport_x viewport_y viewport_w viewport_h trace_event_raw_amdgpu_dm_dc_clocks_state trace_event_raw_amdgpu_dm_dce_clocks_state trace_event_raw_amdgpu_dmub_trace_high_irq trace_event_raw_amdgpu_refresh_rate_track refresh_rate_ns trace_event_raw_dcn_fpu recursion_depth trace_event_raw_dcn_optc_lock_unlock_state trace_event_data_offsets_amdgpu_dc_reg_template trace_event_data_offsets_amdgpu_dc_performance trace_event_data_offsets_amdgpu_dm_connector_atomic_check trace_event_data_offsets_amdgpu_dm_crtc_atomic_check trace_event_data_offsets_amdgpu_dm_plane_state_template trace_event_data_offsets_amdgpu_dm_atomic_state_template trace_event_data_offsets_amdgpu_dm_atomic_check_finish trace_event_data_offsets_amdgpu_dm_dc_pipe_state trace_event_data_offsets_amdgpu_dm_dc_clocks_state trace_event_data_offsets_amdgpu_dm_dce_clocks_state trace_event_data_offsets_amdgpu_dmub_trace_high_irq trace_event_data_offsets_amdgpu_refresh_rate_track trace_event_data_offsets_dcn_fpu trace_event_data_offsets_dcn_optc_lock_unlock_state btf_trace_amdgpu_dc_rreg btf_trace_amdgpu_dc_wreg btf_trace_amdgpu_dc_performance btf_trace_amdgpu_dm_connector_atomic_check btf_trace_amdgpu_dm_crtc_atomic_check btf_trace_amdgpu_dm_plane_atomic_check btf_trace_amdgpu_dm_atomic_update_cursor btf_trace_amdgpu_dm_atomic_state_template btf_trace_amdgpu_dm_atomic_commit_tail_begin btf_trace_amdgpu_dm_atomic_commit_tail_finish btf_trace_amdgpu_dm_atomic_check_begin btf_trace_amdgpu_dm_atomic_check_finish btf_trace_amdgpu_dm_dc_pipe_state btf_trace_amdgpu_dm_dc_clocks_state btf_trace_amdgpu_dm_dce_clocks_state btf_trace_amdgpu_dmub_trace_high_irq btf_trace_amdgpu_refresh_rate_track btf_trace_dcn_fpu btf_trace_dcn_optc_lock_unlock_state link_init_data connector_index is_dpia_link ddc_service_init_data drm_dp_mst_topology_state pending_crtc_mask commit_deps num_commit_deps payload_mask total_avail_slots start_slot pbn_div color_transfer_func TRANSFER_FUNC_UNKNOWN TRANSFER_FUNC_SRGB TRANSFER_FUNC_BT709 TRANSFER_FUNC_PQ2084 TRANSFER_FUNC_PQ2084_INTERIM TRANSFER_FUNC_LINEAR_0_1 TRANSFER_FUNC_LINEAR_0_125 TRANSFER_FUNC_GAMMA_22 TRANSFER_FUNC_GAMMA_26 vrr_packet_type PACKET_TYPE_VRR PACKET_TYPE_FS_V1 PACKET_TYPE_FS_V2 PACKET_TYPE_FS_V3 PACKET_TYPE_VTEM frame_duration_op frame_duration_hex AS_Df_params supportMode increase decrease amd_vsdb_block ieee_id dmub_hpd_work handle_hpd_work dal_allocation hpd_rx_irq_offload_work offload_wq audio_ops master_bind_complete cpirq_work property_update_work callback_dwork watchdog_timer_dwork property_validate_dwork encryption_status srm srm_temp srm_version srm_size amdgpu_dm_wb_connector amdgpu_transfer_function AMDGPU_TRANSFER_FUNCTION_DEFAULT AMDGPU_TRANSFER_FUNCTION_SRGB_EOTF AMDGPU_TRANSFER_FUNCTION_BT709_INV_OETF AMDGPU_TRANSFER_FUNCTION_PQ_EOTF AMDGPU_TRANSFER_FUNCTION_IDENTITY AMDGPU_TRANSFER_FUNCTION_GAMMA22_EOTF AMDGPU_TRANSFER_FUNCTION_GAMMA24_EOTF AMDGPU_TRANSFER_FUNCTION_GAMMA26_EOTF AMDGPU_TRANSFER_FUNCTION_SRGB_INV_EOTF AMDGPU_TRANSFER_FUNCTION_BT709_OETF AMDGPU_TRANSFER_FUNCTION_PQ_INV_EOTF AMDGPU_TRANSFER_FUNCTION_GAMMA22_INV_EOTF AMDGPU_TRANSFER_FUNCTION_GAMMA24_INV_EOTF AMDGPU_TRANSFER_FUNCTION_GAMMA26_INV_EOTF AMDGPU_TRANSFER_FUNCTION_COUNT dm_plane_state degamma_tf shaper_lut shaper_tf blend_lut amdgpu_dm_cursor_mode DM_CURSOR_NATIVE_MODE DM_CURSOR_OVERLAY_MODE dm_crtc_state cm_has_degamma cm_is_degamma_srgb mpo_requested update_type crc_skip_count freesync_vrr_info_changed dsc_force_changed vrr_supported regamma_tf cursor_mode dm_atomic_state dm_connector_state underscan_enable freesync_capable update_hdcp vcpi_slots pbn mod_hdcp_status MOD_HDCP_STATUS_SUCCESS MOD_HDCP_STATUS_FAILURE MOD_HDCP_STATUS_RESET_NEEDED MOD_HDCP_STATUS_DISPLAY_OUT_OF_BOUND MOD_HDCP_STATUS_DISPLAY_NOT_FOUND MOD_HDCP_STATUS_INVALID_STATE MOD_HDCP_STATUS_NOT_IMPLEMENTED MOD_HDCP_STATUS_INTERNAL_POLICY_FAILURE MOD_HDCP_STATUS_UPDATE_TOPOLOGY_FAILURE MOD_HDCP_STATUS_CREATE_PSP_SERVICE_FAILURE MOD_HDCP_STATUS_DESTROY_PSP_SERVICE_FAILURE MOD_HDCP_STATUS_HDCP1_CREATE_SESSION_FAILURE MOD_HDCP_STATUS_HDCP1_DESTROY_SESSION_FAILURE MOD_HDCP_STATUS_HDCP1_VALIDATE_ENCRYPTION_FAILURE MOD_HDCP_STATUS_HDCP1_NOT_HDCP_REPEATER MOD_HDCP_STATUS_HDCP1_NOT_CAPABLE MOD_HDCP_STATUS_HDCP1_R0_PRIME_PENDING MOD_HDCP_STATUS_HDCP1_VALIDATE_RX_FAILURE MOD_HDCP_STATUS_HDCP1_BKSV_REVOKED MOD_HDCP_STATUS_HDCP1_KSV_LIST_NOT_READY MOD_HDCP_STATUS_HDCP1_VALIDATE_KSV_LIST_FAILURE MOD_HDCP_STATUS_HDCP1_KSV_LIST_REVOKED MOD_HDCP_STATUS_HDCP1_ENABLE_ENCRYPTION_FAILURE MOD_HDCP_STATUS_HDCP1_ENABLE_STREAM_ENCRYPTION_FAILURE MOD_HDCP_STATUS_HDCP1_MAX_CASCADE_EXCEEDED_FAILURE MOD_HDCP_STATUS_HDCP1_MAX_DEVS_EXCEEDED_FAILURE MOD_HDCP_STATUS_HDCP1_DEVICE_COUNT_MISMATCH_FAILURE MOD_HDCP_STATUS_HDCP1_LINK_INTEGRITY_FAILURE MOD_HDCP_STATUS_HDCP1_REAUTH_REQUEST_ISSUED MOD_HDCP_STATUS_HDCP1_LINK_MAINTENANCE_FAILURE MOD_HDCP_STATUS_HDCP1_INVALID_BKSV MOD_HDCP_STATUS_DDC_FAILURE MOD_HDCP_STATUS_INVALID_OPERATION MOD_HDCP_STATUS_HDCP2_NOT_CAPABLE MOD_HDCP_STATUS_HDCP2_CREATE_SESSION_FAILURE MOD_HDCP_STATUS_HDCP2_DESTROY_SESSION_FAILURE MOD_HDCP_STATUS_HDCP2_PREP_AKE_INIT_FAILURE MOD_HDCP_STATUS_HDCP2_AKE_CERT_PENDING MOD_HDCP_STATUS_HDCP2_H_PRIME_PENDING MOD_HDCP_STATUS_HDCP2_PAIRING_INFO_PENDING MOD_HDCP_STATUS_HDCP2_VALIDATE_AKE_CERT_FAILURE MOD_HDCP_STATUS_HDCP2_AKE_CERT_REVOKED MOD_HDCP_STATUS_HDCP2_VALIDATE_H_PRIME_FAILURE MOD_HDCP_STATUS_HDCP2_VALIDATE_PAIRING_INFO_FAILURE MOD_HDCP_STATUS_HDCP2_PREP_LC_INIT_FAILURE MOD_HDCP_STATUS_HDCP2_L_PRIME_PENDING MOD_HDCP_STATUS_HDCP2_VALIDATE_L_PRIME_FAILURE MOD_HDCP_STATUS_HDCP2_PREP_EKS_FAILURE MOD_HDCP_STATUS_HDCP2_ENABLE_ENCRYPTION_FAILURE MOD_HDCP_STATUS_HDCP2_RX_ID_LIST_NOT_READY MOD_HDCP_STATUS_HDCP2_VALIDATE_RX_ID_LIST_FAILURE MOD_HDCP_STATUS_HDCP2_RX_ID_LIST_REVOKED MOD_HDCP_STATUS_HDCP2_ENABLE_STREAM_ENCRYPTION_FAILURE MOD_HDCP_STATUS_HDCP2_STREAM_READY_PENDING MOD_HDCP_STATUS_HDCP2_VALIDATE_STREAM_READY_FAILURE MOD_HDCP_STATUS_HDCP2_PREPARE_STREAM_MANAGEMENT_FAILURE MOD_HDCP_STATUS_HDCP2_REAUTH_REQUEST MOD_HDCP_STATUS_HDCP2_REAUTH_LINK_INTEGRITY_FAILURE MOD_HDCP_STATUS_HDCP2_DEVICE_COUNT_MISMATCH_FAILURE MOD_HDCP_STATUS_UNSUPPORTED_PSP_VER_FAILURE mod_hdcp_displayport mod_hdcp_hdmi mod_hdcp_operation_mode MOD_HDCP_MODE_OFF MOD_HDCP_MODE_DEFAULT MOD_HDCP_MODE_DP mod_hdcp_display_state MOD_HDCP_DISPLAY_INACTIVE MOD_HDCP_DISPLAY_ACTIVE MOD_HDCP_DISPLAY_ENCRYPTION_ENABLED mod_hdcp_psp_caps dtm_v3_supported read_i2c write_i2c read_dpcd write_dpcd mod_hdcp_ddc mod_hdcp_psp mod_hdcp_display_adjustment mod_hdcp_link_adjustment_hdcp1 postpone_encryption min_auth_retries_wa mod_hdcp_link_adjustment_hdcp2 force_type force_no_stored_km increase_h_prime_timeout mod_hdcp_link_adjustment auth_delay hdcp1 hdcp2 mod_hdcp_error mod_hdcp_trace mod_hdcp_encryption_status MOD_HDCP_ENCRYPTION_STATUS_HDCP_OFF MOD_HDCP_ENCRYPTION_STATUS_HDCP1_ON MOD_HDCP_ENCRYPTION_STATUS_HDCP2_TYPE0_ON MOD_HDCP_ENCRYPTION_STATUS_HDCP2_TYPE1_ON MOD_HDCP_ENCRYPTION_STATUS_HDCP2_ON mod_hdcp_output callback_needed callback_stop watchdog_timer_needed watchdog_timer_stop callback_delay watchdog_timer_delay auth_complete vc_id mod_hdcp_display mod_hdcp_link dio_output_id hdcp_supported_informational mod_hdcp_config mod_hdcp_transition_input_hdcp1 bksv_read bksv_validation create_session an_write aksv_write ainfo_write bcaps_read r0p_read rx_validation encryption link_maintenance ready_check bstatus_read max_cascade_check max_devs_check device_count_check ksvlist_read vp_read ksvlist_vp_validation hdcp_capable_dp binfo_read_dp r0p_available_dp link_integrity_check reauth_request_check stream_encryption_dp mod_hdcp_transition_input_hdcp2 hdcp2version_read hdcp2_capable_check ake_init_prepare ake_init_write rxstatus_read ake_cert_available ake_cert_read ake_cert_validation stored_km_write no_stored_km_write h_prime_available h_prime_read pairing_available pairing_info_read h_prime_validation lc_init_prepare lc_init_write l_prime_available_poll l_prime_read l_prime_validation eks_prepare eks_write enable_encryption rx_id_list_read rx_id_list_validation repeater_auth_ack_write prepare_stream_manage stream_manage_write stream_ready_available stream_ready_read stream_ready_validation rx_caps_read_dp content_stream_type_write link_integrity_check_dp mod_hdcp_transition_input mod_hdcp_message_hdcp1 an aksv ainfo bksv r0p bstatus ksvlist ksvlist_size binfo_dp mod_hdcp_message_hdcp2 hdcp2version_hdmi rxcaps_dp rxstatus ake_init ake_cert ake_no_stored_km ake_stored_km ake_h_prime ake_pairing_info lc_init lc_l_prime ske_eks rx_id_list rx_id_list_size repeater_auth_ack repeater_auth_stream_manage stream_manage_size repeater_auth_stream_ready rxstatus_dp content_stream_type_dp mod_hdcp_message mod_hdcp_auth_counters stream_management_retry_count mod_hdcp_connection is_repeater is_km_stored is_hdcp1_revoked is_hdcp2_revoked hdcp1_retry_count hdcp2_retry_count mod_hdcp_authentication trans_input mod_hdcp_state stay_count mod_hdcp mst_msg_ready_type NONE_MSG_RDY_EVENT DOWN_REP_MSG_RDY_EVENT UP_REQ_MSG_RDY_EVENT DOWN_OR_UP_MSG_RDY_EVENT dsc_mst_fairness_vars dsc_enabled bpp_x16 drm_audio_component_ops put_power codec_wake_override get_cdclk_freq sync_audio_rate get_eld drm_audio_component_audio_ops audio_ptr pin_eld_notify pin2port master_bind master_unbind cec_msg tx_ts rx_ts rx_status tx_status tx_nack_cnt cec_log_addrs log_addr_mask cec_version num_log_addrs osd_name primary_device_type log_addr_type all_device_types cec_drm_connector_info card_no cec_connector_info cec_event_state_change have_conn_info cec_event_lost_msgs lost_msgs state_change cec_event rc_proto RC_PROTO_UNKNOWN RC_PROTO_OTHER RC_PROTO_RC5 RC_PROTO_RC5X_20 RC_PROTO_RC5_SZ RC_PROTO_JVC RC_PROTO_SONY12 RC_PROTO_SONY15 RC_PROTO_SONY20 RC_PROTO_NEC RC_PROTO_NECX RC_PROTO_NEC32 RC_PROTO_SANYO RC_PROTO_MCIR2_KBD RC_PROTO_MCIR2_MSE RC_PROTO_RC6_0 RC_PROTO_RC6_6A_20 RC_PROTO_RC6_6A_24 RC_PROTO_RC6_6A_32 RC_PROTO_RC6_MCE RC_PROTO_SHARP RC_PROTO_XMP RC_PROTO_CEC RC_PROTO_IMON RC_PROTO_RCMM12 RC_PROTO_RCMM24 RC_PROTO_RCMM32 RC_PROTO_XBOX_DVD RC_PROTO_MAX rc_map_table rc_map rc_driver_type RC_DRIVER_SCANCODE RC_DRIVER_IR_RAW RC_DRIVER_IR_RAW_TX rc_scancode_filter rc_dev managed_alloc driver_type encode_wakeup allowed_protocols enabled_protocols allowed_wakeup_protocols wakeup_protocol scancode_filter scancode_wakeup_filter scancode_mask keylock keypressed keyup_jiffies timer_keyup timer_repeat last_keycode last_protocol last_scancode last_toggle rx_resolution tx_resolution change_protocol s_tx_mask s_tx_carrier s_tx_duty_cycle s_rx_carrier_range tx_ir s_idle s_learning_mode s_carrier_report s_filter s_wakeup_filter s_timeout ir_raw_event_ctrl cec_devnode unregistered lock_fhs fhs cec_data xfer_list attempts cec_fh mode_initiator mode_follower queued_events total_queued_events core_events queued_msgs cec_event_entry cec_adap_ops adap_enable adap_monitor_all_enable adap_monitor_pin_enable adap_log_addr adap_unconfigured adap_transmit adap_nb_transmit_canceled adap_status adap_free error_inj_show error_inj_parse_line received dmcu_iram_parameters backlight_lut_array backlight_lut_array_size backlight_ramping_override backlight_ramping_reduction backlight_ramping_start min_abm_backlight amdgpu_stutter_quirk surface_updates plane_infos scaling_infos flip_addrs stream_update process_phy_transition_init_params operation_result edid_ext out_plane_scale_w out_plane_scale_h old_plane_state new_plane_state lock_and_validation_needed is_top_most_overlay new_plane_crtc new_acrtc old_crtc_state new_crtc_state new_con_state pcrtc wait_for_vblank acrtc_attach acrtc_state current_ts new_stream new_conn_state old_conn_state hdcp_w dm_state old_dm_state aencoder drm_mode old_stream connector_state requested_bpc max_dsc_target_bpp_limit_override use_probed_modes mode_in timing_out is_y420 is_psr_su dirty_regions_changed plane_cap user_brightness pvMem hda_kdev interrupt_params optc_state last_read last_write dc_gfxversion DcGfxVersion7 DcGfxVersion8 DcGfxVersion9 DcGfxVersion10 DcGfxVersion11 DcGfxAddr3 DcGfxVersionUnknown dm_micro_swizzle MICRO_SWIZZLE_Z MICRO_SWIZZLE_S MICRO_SWIZZLE_D MICRO_SWIZZLE_R min_downscale max_upscale max_formats vblank_control_work acrtc interrupt_handler irq_handler_idx pg_hw_pipe_resources PG_HUBP PG_DPP PG_DSC PG_MPCC PG_OPP PG_OPTC PG_DPSTREAM PG_HDMISTREAM PG_PHYSYMCLK PG_HW_PIPE_RESOURCES_NUM_ELEMENT pg_hw_resources PG_DCCG PG_DCIO PG_DIO PG_DCHUBBUB PG_DCHVM PG_DWB PG_HPO PG_HW_RESOURCES_NUM_ELEMENT TRANSFER_FUNC_POINTS amdgpu_dm_irq_handler_data int_params handler_args LANE_COUNT_SET POST_LT_ADJ_REQ_GRANTED ENHANCED_FRAMING lane_count_set LINK_RATE_REF_FREQ_IN_KHZ BITS_PER_DP_BYTE DATA_EFFICIENCY_8b_10b_x10000 DATA_EFFICIENCY_8b_10b_FEC_EFFICIENCY_x100 DATA_EFFICIENCY_128b_132b_x10000 mst_progress_status MST_STATUS_DEFAULT MST_PROBE MST_REMOTE_EDID MST_ALLOCATE_NEW_PAYLOAD MST_CLEAR_ALLOCATED_PAYLOAD dc_dsc_policy use_min_slices_h max_slices_h min_slice_height max_target_bpp min_target_bpp enable_dsc_when_not_needed dpcd_revision DPCD_REV_10 DPCD_REV_11 DPCD_REV_12 DPCD_REV_13 DPCD_REV_14 dsc_mst_fairness_params bw_range compression_possible clock_force_enable bpp_overwrite dm_state_ptr link_vars_start_index msg_rdy_type pathprop drm_color_ctm drm_color_lut drm_color_ctm_3x4 hdr_tm_params min_content max_content min_display max_display skip_tm calculate_buffer buffer_index gamma_of_2 lut lut_size has_rom current_time_stamp last_time_stamp SPREAD_AMP FIXED_VTOTAL_AS_SDP_EN_IN_PR_ACTIVE IGNORE_MSA_TIMING_PARAM down_spread_ctrl LINK_TRAINING LINK_TEST_PATTRN EDID_READ PHY_TEST_PATTERN PHY_TEST_CHANNEL_CODING_TYPE AUDIO_TEST_PATTERN TEST_AUDIO_DISABLED_VIDEO test_request PATTERN link_test_pattern dpcd_test_misc_bits SYNC_CLOCK CLR_FORMAT DYN_RANGE YCBCR_COEFS BPC test_misc act_return_status ACT_SUCCESS ACT_LINK_LOST ACT_FAILED dc_dp_mst_stream_allocation dc_dp_mst_stream_allocation_table drm_dp_mst_payload_allocation DRM_DP_MST_PAYLOAD_ALLOCATION_NONE DRM_DP_MST_PAYLOAD_ALLOCATION_LOCAL DRM_DP_MST_PAYLOAD_ALLOCATION_DFP DRM_DP_MST_PAYLOAD_ALLOCATION_REMOTE drm_dp_mst_atomic_payload vc_start_slot vcpi time_slots payload_allocation_status psr_allow_active_cache dc_mode_softmax_enabled dprefclk_khz dp_dto_source_clock_in_khz dentist_vco_freq_khz boot_snapshot bw_params dpcd_link_test_patterns LINK_TEST_PATTERN_NONE LINK_TEST_PATTERN_COLOR_RAMP LINK_TEST_PATTERN_VERTICAL_BARS LINK_TEST_PATTERN_COLOR_SQUARES dpcd_test_dyn_range TEST_DYN_RANGE_VESA TEST_DYN_RANGE_CEA dispclk_vco_khz dc_mode_softmax_memclk max_memclk_mhz wm_table dummy_pstate_table dc_mode_limit clk_limit_table_entry wck_ratio clk_limit_num_entries num_phyclk_levels num_phyclk_d18_levels clk_limit_table wm_range_table_entry pstate_latency_us max_dcfclk min_uclk max_uclk nv_wm_range_entry pmfw_breakdown clk_log_info pBuf bufSize sum_chars_printed clk_state_registers_and_bypass dcf_deep_sleep_divider dcf_deep_sleep_allow dprefclk dppclk_bypass dcfclk_bypass dprefclk_bypass dispclk_bypass nv_entries dummy_pstate_entry clk_mgr_funcs update_clocks get_dp_ref_clk_frequency get_dtb_ref_clk_frequency set_low_power_state exit_low_power_state is_ips_supported init_clocks dump_clk_registers enable_pme_wa are_clock_states_equal notify_wm_ranges notify_link_rate_change set_hard_min_memclk get_hard_min_memclk get_hard_min_fclk set_hard_max_memclk set_max_memclk set_min_memclk get_memclk_states_from_smu is_smu_present get_dispclk_from_dentist dpcd_test_pattern dpcd_test_params is_write_cmd log_ctx proposed_table new_payload old_payload target_payload dm_pp_clocks_state DM_PP_CLOCKS_STATE_INVALID DM_PP_CLOCKS_STATE_ULTRA_LOW DM_PP_CLOCKS_STATE_LOW DM_PP_CLOCKS_STATE_NOMINAL DM_PP_CLOCKS_STATE_PERFORMANCE DM_PP_CLOCKS_DPM_STATE_LEVEL_INVALID DM_PP_CLOCKS_DPM_STATE_LEVEL_0 DM_PP_CLOCKS_DPM_STATE_LEVEL_1 DM_PP_CLOCKS_DPM_STATE_LEVEL_2 DM_PP_CLOCKS_DPM_STATE_LEVEL_3 DM_PP_CLOCKS_DPM_STATE_LEVEL_4 DM_PP_CLOCKS_DPM_STATE_LEVEL_5 DM_PP_CLOCKS_DPM_STATE_LEVEL_6 DM_PP_CLOCKS_DPM_STATE_LEVEL_7 DM_PP_CLOCKS_MAX_STATES dm_pp_clock_type DM_PP_CLOCK_TYPE_DISPLAY_CLK DM_PP_CLOCK_TYPE_ENGINE_CLK DM_PP_CLOCK_TYPE_MEMORY_CLK DM_PP_CLOCK_TYPE_DCFCLK DM_PP_CLOCK_TYPE_DCEFCLK DM_PP_CLOCK_TYPE_SOCCLK DM_PP_CLOCK_TYPE_PIXELCLK DM_PP_CLOCK_TYPE_DISPLAYPHYCLK DM_PP_CLOCK_TYPE_DPPCLK DM_PP_CLOCK_TYPE_FCLK dm_pp_clock_with_latency dm_pp_clock_levels_with_latency dm_pp_clock_with_voltage dm_pp_clock_levels_with_voltage dm_pp_power_level_change_request power_level dm_pp_clock_for_voltage_req dm_pp_static_clock_info max_sclk_khz max_mclk_khz mhz pstate_handshake_supported static_clk_info clock_for_voltage_req level_change_req clk_level_info dc_clks dm_pp_clk_type dc_psr_power_opts psr_power_opt_invalid psr_power_opt_smu_opt_static_screen psr_power_opt_z10_static_screen psr_power_opt_ds_disable_allow pr_enable_option_static_screen pr_enable_option_mpo_video pr_enable_option_full_screen_video pr_enable_option_general_ui pr_enable_option_static_screen_coasting pr_enable_option_mpo_video_coasting pr_enable_option_full_screen_video_coasting amdgpu_dm_quirks aux_hpd_discon wbcon wb_connector fpu_recursion_depth mod_hdcp_display_disable_option MOD_HDCP_DISPLAY_NOT_DISABLE MOD_HDCP_DISPLAY_DISABLE_AUTHENTICATION MOD_HDCP_DISPLAY_DISABLE_ENCRYPTION mod_hdcp_force_hdcp_type MOD_HDCP_FORCE_TYPE_MAX MOD_HDCP_FORCE_TYPE_0 MOD_HDCP_FORCE_TYPE_1 mod_hdcp_event MOD_HDCP_EVENT_CALLBACK MOD_HDCP_EVENT_WATCHDOG_TIMEOUT MOD_HDCP_EVENT_CPIRQ mod_hdcp_display_query ta_dtm_command TA_DTM_COMMAND__UNUSED_1 TA_DTM_COMMAND__TOPOLOGY_UPDATE_V2 TA_DTM_COMMAND__TOPOLOGY_ASSR_ENABLE TA_DTM_COMMAND__TOPOLOGY_UPDATE_V3 ta_dtm_status TA_DTM_STATUS__SUCCESS TA_DTM_STATUS__GENERIC_FAILURE TA_DTM_STATUS__INVALID_PARAMETER TA_DTM_STATUS__NULL_POINTER ta_dtm_topology_update_input_v2 display_handle is_miracast dp_mst_vcid is_assr max_hdcp_supported_version ta_dtm_encoder_type TA_DTM_ENCODER_TYPE__INVALID TA_DTM_ENCODER_TYPE__DIG TA_DTM_DIO_OUTPUT_TYPE__INVALID TA_DTM_DIO_OUTPUT_TYPE__DIRECT TA_DTM_DIO_OUTPUT_TYPE__DPIA ta_dtm_dio_output_type ta_dtm_topology_update_input_v3 link_hdcp_cap dio_output_type ta_dtm_topology_assr_enable display_topology_dig_be_index ta_dtm_cmd_input topology_update_v2 topology_assr_enable topology_update_v3 ta_dtm_cmd_output ta_dtm_shared_memory dtm_status dtm_in_message dtm_out_message PSP_HDCP_SRM_FIRST_GEN_MAX_SIZE ta_hdcp_command TA_HDCP_COMMAND__INITIALIZE TA_HDCP_COMMAND__HDCP1_CREATE_SESSION TA_HDCP_COMMAND__HDCP1_DESTROY_SESSION TA_HDCP_COMMAND__HDCP1_FIRST_PART_AUTHENTICATION TA_HDCP_COMMAND__HDCP1_SECOND_PART_AUTHENTICATION TA_HDCP_COMMAND__HDCP1_ENABLE_ENCRYPTION TA_HDCP_COMMAND__HDCP1_ENABLE_DP_STREAM_ENCRYPTION TA_HDCP_COMMAND__HDCP1_GET_ENCRYPTION_STATUS TA_HDCP_COMMAND__UNUSED_1 TA_HDCP_COMMAND__HDCP2_DESTROY_SESSION TA_HDCP_COMMAND__UNUSED_2 TA_HDCP_COMMAND__HDCP2_SET_ENCRYPTION TA_HDCP_COMMAND__HDCP2_GET_ENCRYPTION_STATUS TA_HDCP_COMMAND__UNUSED_3 TA_HDCP_COMMAND__HDCP2_CREATE_SESSION_V2 TA_HDCP_COMMAND__HDCP2_PREPARE_PROCESS_AUTHENTICATION_MSG_V2 TA_HDCP_COMMAND__HDCP2_ENABLE_DP_STREAM_ENCRYPTION TA_HDCP_COMMAND__HDCP_DESTROY_ALL_SESSIONS TA_HDCP_COMMAND__HDCP_SET_SRM TA_HDCP_COMMAND__HDCP_GET_SRM ta_hdcp2_msg_id TA_HDCP_HDCP2_MSG_ID__NULL_MESSAGE TA_HDCP_HDCP2_MSG_ID__AKE_INIT TA_HDCP_HDCP2_MSG_ID__AKE_SEND_CERT TA_HDCP_HDCP2_MSG_ID__AKE_NO_STORED_KM TA_HDCP_HDCP2_MSG_ID__AKE_STORED_KM TA_HDCP_HDCP2_MSG_ID__AKE_SEND_RRX TA_HDCP_HDCP2_MSG_ID__AKE_SEND_H_PRIME TA_HDCP_HDCP2_MSG_ID__AKE_SEND_PAIRING_INFO TA_HDCP_HDCP2_MSG_ID__LC_INIT TA_HDCP_HDCP2_MSG_ID__LC_SEND_L_PRIME TA_HDCP_HDCP2_MSG_ID__SKE_SEND_EKS TA_HDCP_HDCP2_MSG_ID__REPEATERAUTH_SEND_RECEIVERID_LIST TA_HDCP_HDCP2_MSG_ID__RTT_READY TA_HDCP_HDCP2_MSG_ID__RTT_CHALLENGE TA_HDCP_HDCP2_MSG_ID__REPEATERAUTH_SEND_ACK TA_HDCP_HDCP2_MSG_ID__REPEATERAUTH_STREAM_MANAGE TA_HDCP_HDCP2_MSG_ID__REPEATERAUTH_STREAM_READY TA_HDCP_HDCP2_MSG_ID__RECEIVER_AUTH_STATUS TA_HDCP_HDCP2_MSG_ID__AKE_TRANSMITTER_INFO TA_HDCP_HDCP2_MSG_ID__AKE_RECEIVER_INFO TA_HDCP_HDCP2_MSG_ID__SIGNAL_CONTENT_STREAM_TYPE_DP ta_hdcp_status TA_HDCP_STATUS__SUCCESS TA_HDCP_STATUS__GENERIC_FAILURE TA_HDCP_STATUS__NULL_POINTER TA_HDCP_STATUS__FAILED_ALLOCATING_SESSION TA_HDCP_STATUS__FAILED_SETUP_TX TA_HDCP_STATUS__INVALID_PARAMETER TA_HDCP_STATUS__VHX_ERROR TA_HDCP_STATUS__SESSION_NOT_CLOSED_PROPERLY TA_HDCP_STATUS__SRM_FAILURE TA_HDCP_STATUS__MST_AUTHENTICATED_ALREADY_STARTED TA_HDCP_STATUS__AKE_SEND_CERT_FAILURE TA_HDCP_STATUS__AKE_NO_STORED_KM_FAILURE TA_HDCP_STATUS__AKE_SEND_HPRIME_FAILURE TA_HDCP_STATUS__LC_SEND_LPRIME_FAILURE TA_HDCP_STATUS__SKE_SEND_EKS_FAILURE TA_HDCP_STATUS__REPAUTH_SEND_RXIDLIST_FAILURE TA_HDCP_STATUS__REPAUTH_STREAM_READY_FAILURE TA_HDCP_STATUS__ASD_GENERIC_FAILURE TA_HDCP_STATUS__UNWRAP_SECRET_FAILURE TA_HDCP_STATUS__ENABLE_ENCR_FAILURE TA_HDCP_STATUS__DISABLE_ENCR_FAILURE TA_HDCP_STATUS__NOT_ENOUGH_MEMORY_FAILURE TA_HDCP_STATUS__UNKNOWN_MESSAGE TA_HDCP_STATUS__TOO_MANY_STREAM ta_hdcp_authentication_status TA_HDCP_AUTHENTICATION_STATUS__NOT_STARTED TA_HDCP_AUTHENTICATION_STATUS__HDCP1_FIRST_PART_FAILED TA_HDCP_AUTHENTICATION_STATUS__HDCP1_FIRST_PART_COMPLETE TA_HDCP_AUTHENTICATION_STATUS__HDCP1_SECOND_PART_FAILED TA_HDCP_AUTHENTICATION_STATUS__HDCP1_AUTHENTICATED TA_HDCP_AUTHENTICATION_STATUS__HDCP22_AUTHENTICATION_PENDING TA_HDCP_AUTHENTICATION_STATUS__HDCP22_AUTHENTICATION_FAILED TA_HDCP_AUTHENTICATION_STATUS__HDCP22_AUTHENTICATED TA_HDCP_AUTHENTICATION_STATUS__HDCP1_KSV_VALIDATION_FAILED TA_HDCP_AUTHENTICATION_STATUS__HDCP1_KSV_REVOKED ta_hdcp2_msg_authentication_status TA_HDCP2_MSG_AUTHENTICATION_STATUS__SUCCESS TA_HDCP2_MSG_AUTHENTICATION_STATUS__KM_NOT_AVAILABLE TA_HDCP2_MSG_AUTHENTICATION_STATUS__UNUSED TA_HDCP2_MSG_AUTHENTICATION_STATUS__INVALID TA_HDCP2_MSG_AUTHENTICATION_STATUS__NOT_ENOUGH_MEMORY TA_HDCP2_MSG_AUTHENTICATION_STATUS__NOT_EXPECTED_MSG TA_HDCP2_MSG_AUTHENTICATION_STATUS__SIGNATURE_CERTIFICAT_ERROR TA_HDCP2_MSG_AUTHENTICATION_STATUS__INCORRECT_HDCP_VERSION TA_HDCP2_MSG_AUTHENTICATION_STATUS__UNKNOWN_MESSAGE TA_HDCP2_MSG_AUTHENTICATION_STATUS__INVALID_HMAC TA_HDCP2_MSG_AUTHENTICATION_STATUS__INVALID_TOPOLOGY TA_HDCP2_MSG_AUTHENTICATION_STATUS__INVALID_SEQ_NUM TA_HDCP2_MSG_AUTHENTICATION_STATUS__INVALID_SIZE TA_HDCP2_MSG_AUTHENTICATION_STATUS__INVALID_LENGTH TA_HDCP2_MSG_AUTHENTICATION_STATUS__REAUTH_REQUEST TA_HDCP2_MSG_AUTHENTICATION_STATUS__RECEIVERID_REVOKED ta_hdcp_content_type TA_HDCP2_CONTENT_TYPE__TYPE0 TA_HDCP2_CONTENT_TYPE__TYPE1 ta_hdcp_content_type_negotiation_type TA_HDCP2_CONTENT_TYPE_NEGOTIATION_TYPE__FORCE_TYPE0 TA_HDCP2_CONTENT_TYPE_NEGOTIATION_TYPE__FORCE_TYPE1 TA_HDCP2_CONTENT_TYPE_NEGOTIATION_TYPE__MAX_SUPPORTED ta_hdcp_cmd_hdcp1_create_session_input ta_hdcp_cmd_hdcp1_create_session_output an_primary aksv_primary ainfo_primary an_secondary aksv_secondary ainfo_secondary ta_hdcp_cmd_hdcp1_destroy_session_input ta_hdcp_cmd_hdcp1_first_part_authentication_input bksv_primary bksv_secondary r0_prime_primary r0_prime_secondary ta_hdcp_cmd_hdcp1_first_part_authentication_output authentication_status ta_hdcp_cmd_hdcp1_second_part_authentication_input bstatus_binfo ksv_list ksv_list_size pj_prime v_prime ta_hdcp_cmd_hdcp1_second_part_authentication_output ta_hdcp_cmd_hdcp1_enable_encryption_input ta_hdcp_cmd_hdcp1_enable_dp_stream_encryption_input ta_hdcp_cmd_hdcp1_get_encryption_status_input ta_hdcp_cmd_hdcp1_get_encryption_status_output protection_level ta_hdcp_cmd_hdcp2_create_session_input_v2 negotiate_content_type ta_hdcp_cmd_hdcp2_create_session_output_v2 ta_hdcp_cmd_hdcp2_destroy_session_input ta_hdcp_cmd_hdcp2_authentication_message_v2 msg_size ta_hdcp_cmd_hdcp2_process_authentication_message_input_v2 msg1_desc msg2_desc msg3_desc receiver_message ta_hdcp_cmd_hdcp2_process_authentication_message_output_v2 hdcp_version is_locality_precompute_support msg1_status msg2_status msg3_status ta_hdcp_cmd_hdcp2_prepare_authentication_message_input_v2 msg1_id msg2_id ta_hdcp_cmd_hdcp2_prepare_authentication_message_output_v2 transmitter_message ta_hdcp_cmd_hdcp2_process_prepare_authentication_message_input_v2 ta_hdcp_cmd_hdcp2_process_prepare_authentication_message_output_v2 ta_hdcp_cmd_hdcp2_set_encryption_input ta_hdcp_cmd_hdcp2_get_encryption_status_input ta_hdcp_cmd_hdcp2_get_encryption_status_output hdcp2_type ta_hdcp_cmd_hdcp2_enable_dp_stream_encryption_input ta_hdcp_cmd_set_srm_input srm_buf_size srm_buf ta_hdcp_cmd_set_srm_output valid_signature ta_hdcp_cmd_get_srm_output ta_hdcp_cmd_input hdcp1_create_session hdcp1_destroy_session hdcp1_first_part_authentication hdcp1_second_part_authentication hdcp1_enable_encryption hdcp1_enable_dp_stream_encryption hdcp1_get_encryption_status hdcp2_destroy_session hdcp2_set_encryption hdcp2_get_encryption_status hdcp2_create_session_v2 hdcp2_prepare_process_authentication_message_v2 hdcp2_enable_dp_stream_encryption hdcp_set_srm ta_hdcp_cmd_output hdcp_get_srm ta_hdcp_shared_memory hdcp_status out_msg hdcp_work dc_dynamic_expansion DYN_EXPANSION_AUTO DYN_EXPANSION_DISABLE src_name dmub_shared_state_feature_id DMUB_SHARED_SHARE_FEATURE__INVALID DMUB_SHARED_SHARE_FEATURE__IPS_FW DMUB_SHARED_SHARE_FEATURE__IPS_DRIVER DMUB_SHARED_SHARE_FEATURE__DEBUG_SETUP DMUB_SHARED_STATE_FEATURE__LAST replay_state REPLAY_STATE_0 REPLAY_STATE_1 REPLAY_STATE_1A REPLAY_STATE_2 REPLAY_STATE_2A REPLAY_STATE_3 REPLAY_STATE_3INIT REPLAY_STATE_4 REPLAY_STATE_4A REPLAY_STATE_4B REPLAY_STATE_4C REPLAY_STATE_4D REPLAY_STATE_4E REPLAY_STATE_4B_LOCKED REPLAY_STATE_4C_UNLOCKED REPLAY_STATE_5 REPLAY_STATE_5A REPLAY_STATE_5B REPLAY_STATE_5A_LOCKED REPLAY_STATE_5B_UNLOCKED REPLAY_STATE_6 REPLAY_STATE_6A REPLAY_STATE_6B REPLAY_STATE_INVALID dsc_get_enc_caps dsc_read_state dsc_validate_stream dsc_set_config dsc_get_packed_pps dsc_disable dsc_disconnect dsc_wait_disconnect_pending_clear riommu_active num_timing_generator num_opp num_video_plane num_audio num_stream_encoder num_pll num_dwb num_ddc num_vmid num_dig_link_enc num_usb4_dpia num_hpo_dp_stream_encoder num_hpo_dp_link_encoder num_mpc_3dlut is_odm dc_dsc_cfg dsc_optc_config is_pixel_format_444 dcn_dsc_state dsc_clock_en dsc_pic_width dsc_pic_height dsc_slice_bpg_offset dsc_chunk_size dsc_fw_en dsc_opp_source NUM_SLICES_3 dsc_enc_slice_caps dsc_enc_caps slice_caps max_total_throughput_mps edp_sink_max_bits_per_pixel segment_order segment_order__na segment_order__contiguous segment_order__non_contiguous dcn_hubbub_wm_set wm_set data_urgent pte_meta_urgent dram_clk_change usr_retrain fclk_pstate_change sr_enter_exit_Z8 sr_enter_Z8 dcn_hubbub_wm dcn_hubbub_page_table_depth DCN_PAGE_TABLE_DEPTH_1_LEVEL DCN_PAGE_TABLE_DEPTH_2_LEVEL DCN_PAGE_TABLE_DEPTH_3_LEVEL DCN_PAGE_TABLE_DEPTH_4_LEVEL dcn_hubbub_page_table_block_size DCN_PAGE_TABLE_BLOCK_SIZE_4KB DCN_PAGE_TABLE_BLOCK_SIZE_8KB DCN_PAGE_TABLE_BLOCK_SIZE_16KB DCN_PAGE_TABLE_BLOCK_SIZE_32KB DCN_PAGE_TABLE_BLOCK_SIZE_64KB DCN_PAGE_TABLE_BLOCK_SIZE_128KB DCN_PAGE_TABLE_BLOCK_SIZE_256KB DCN_PAGE_TABLE_BLOCK_SIZE_512KB DCN_PAGE_TABLE_BLOCK_SIZE_1024KB DCN_PAGE_TABLE_BLOCK_SIZE_2048KB dcn_hubbub_phys_addr_config dcn_hubbub_virt_addr_config page_table_block_size dcn_hubbub_state vm_fault_addr_msb vm_fault_addr_lsb vm_error_status vm_error_vmid vm_error_pipe vm_error_mode test_debug_data watermark_change_cntl dram_state_cntl hubbub_funcs init_dchub_sys_ctx dcc_support_swizzle dcc_support_swizzle_addr3 dcc_support_pixel_format_plane0_plane1 dcc_support_pixel_format wm_read_state get_dchub_ref_freq program_watermarks is_allow_self_refresh_enabled allow_self_refresh_control verify_allow_pstate_change_high apply_DEDCN21_147_wa force_wm_propagate_to_pipes hubbub_read_state force_pstate_change_control init_watermarks program_det_size wait_for_det_apply program_compbuf_size init_crb force_usr_retraining_allow set_request_limit dchubbub_init get_mall_en program_det_segments program_compbuf_segments wait_for_det_update program_arbiter dmub_debugfs_trace_header dmub_debugfs_trace_entry wr_buf wr_buf_size max_param_num param_nums out_num out_den integer_bits fractional_bits frac_value struct_size bw_calcs_data display_synchronization_enabled number_of_displays underlay_surface_type panning_and_bezel_adjustment graphics_tiling_mode graphics_lb_bpc underlay_lb_bpc underlay_tiling_mode d0_underlay_mode d1_display_write_back_dwb_enable d1_underlay_mode increase_voltage_to_support_mclk_switch y_clk_level sclk_level number_of_underlay_surfaces number_of_dram_wrchannels chunk_request_delay underlay_micro_tile_mode graphics_micro_tile_mode dram_efficiency src_width_after_surface_type src_height_after_surface_type hsr_after_surface_type vsr_after_surface_type src_width_after_rotation src_height_after_rotation hsr_after_rotation vsr_after_rotation source_height_pixels hsr_after_stereo vsr_after_stereo source_width_in_lb lb_line_pitch underlay_maximum_source_efficient_for_tiling num_lines_at_frame_start min_dmif_size_in_time min_mcifwr_size_in_time total_requests_for_dmif_size peak_pte_request_to_eviction_ratio_limiting useful_pte_per_pte_request scatter_gather_pte_request_rows scatter_gather_row_height scatter_gather_pte_requests_in_vblank inefficient_linear_pitch_in_bytes cursor_total_data cursor_total_request_groups scatter_gather_total_pte_requests scatter_gather_total_pte_request_groups tile_width_in_pixels dmif_total_number_of_data_request_page_close_open mcifwr_total_number_of_data_request_page_close_open bytes_per_page_close_open mcifwr_total_page_close_open_time total_requests_for_adjusted_dmif_size total_dmifmc_urgent_trips total_dmifmc_urgent_latency total_display_reads_required_data total_display_reads_required_dram_access_data total_display_writes_required_data total_display_writes_required_dram_access_data display_reads_required_data display_reads_required_dram_access_data dmif_total_page_close_open_time min_cursor_memory_interface_buffer_size_in_time min_read_buffer_size_in_time display_reads_time_for_data_transfer display_writes_time_for_data_transfer dmif_required_dram_bandwidth mcifwr_required_dram_bandwidth required_dmifmc_urgent_latency_for_page_close_open required_mcifmcwr_urgent_latency required_dram_bandwidth_gbyte_per_second dram_bandwidth dmif_required_sclk mcifwr_required_sclk required_sclk downspread_factor v_scaler_efficiency scaler_limits_factor display_pipe_pixel_throughput total_dispclk_required_with_ramping total_dispclk_required_without_ramping total_read_request_bandwidth total_write_request_bandwidth dispclk_required_for_total_read_request_bandwidth total_dispclk_required_with_ramping_with_request_bandwidth total_dispclk_required_without_ramping_with_request_bandwidth blackout_recovery_time min_pixels_per_data_fifo_entry sclk_deep_sleep chunk_request_time cursor_request_time line_source_pixels_transfer_time dmifdram_access_efficiency mcifwrdram_access_efficiency total_average_bandwidth_no_compression total_average_bandwidth total_stutter_cycle_duration time_in_self_refresh worst_number_of_trips_to_memory immediate_flip_time latency_for_non_dmif_clients latency_for_non_mcifwr_clients dmifmc_urgent_latency_supported_in_high_sclk_and_yclk nbp_state_dram_speed_change_margin display_reads_time_for_data_transfer_and_urgent_latency dram_speed_change_margin min_vblank_dram_speed_change_margin min_stutter_refresh_duration total_stutter_dmif_buffer_size total_bytes_requested min_stutter_dmif_buffer_size num_stutter_bursts v_blank_nbp_state_dram_speed_change_latency_supported nbp_state_dram_speed_change_latency_supported fbc_en lpt_en displays_match_flag use_alpha orthogonal_rotation access_one_channel_only scatter_gather_enable_for_pipe interlace_mode display_pstate_change_enable line_buffer_prefetch max_chunks_non_fbc_mode lb_bpc stereo_mode dmif_buffer_transfer_time displays_with_same_mode stutter_dmif_buffer_size stutter_refresh_duration stutter_entry_watermark pixel_rate pitch_in_pixels pitch_in_pixels_after_surface_type scale_ratio compression_rate hsr vsr source_width_rounded_up_to_chunks source_width_pixels source_height_rounded_up_to_chunks display_bandwidth request_bandwidth bytes_per_request useful_bytes_per_request lines_interleaved_in_mem_access latency_hiding_lines lb_partitions lb_partitions_max dispclk_required_with_ramping dispclk_required_without_ramping data_buffer_size outstanding_chunk_request_limit nbp_state_change_watermark v_filter_init stutter_cycle_duration average_bandwidth average_bandwidth_no_compression scatter_gather_pte_request_limit lb_size_per_component memory_chunk_size_in_bytes pipe_chunk_size_in_bytes number_of_trips_to_memory_for_getting_apte_row adjusted_data_buffer_size adjusted_data_buffer_size_in_memory pixels_per_data_fifo_entry scatter_gather_pte_requests_in_row pte_request_per_chunk scatter_gather_page_width scatter_gather_page_height lb_lines_in_per_line_out_in_beginning_of_frame lb_lines_in_per_line_out_in_middle_of_frame cursor_width_pixels minimum_latency_hiding maximum_latency_hiding minimum_latency_hiding_with_cursor maximum_latency_hiding_with_cursor src_pixels_for_first_output_pixel src_pixels_for_last_output_pixel src_data_for_first_output_pixel src_data_for_last_output_pixel horizontal_blank_and_chunk_granularity_factor cursor_latency_hiding v_blank_dram_speed_change_margin num_displays_with_margin dmif_burst_time mcifwr_burst_time line_source_transfer_time dram_speed_change_line_source_transfer_time min_dram_speed_change_margin dispclk_required_for_dram_speed_change dispclk_required_for_dram_speed_change_pipe blackout_duration_margin dispclk_required_for_blackout_duration dispclk_required_for_blackout_recovery dmif_required_sclk_for_urgent_latency pipe_type FREE_PIPE OTG_MASTER OPP_HEAD DPP_PIPE dceip vbios calcs_output custom_float_format mantissa_bits exponenta_bits mantissa exponenta significance ENCODER_ID_UNKNOWN ENCODER_ID_INTERNAL_LVDS ENCODER_ID_INTERNAL_TMDS1 ENCODER_ID_INTERNAL_TMDS2 ENCODER_ID_INTERNAL_DAC1 ENCODER_ID_INTERNAL_DAC2 ENCODER_ID_INTERNAL_LVTM1 ENCODER_ID_INTERNAL_HDMI ENCODER_ID_INTERNAL_KLDSCP_TMDS1 ENCODER_ID_INTERNAL_KLDSCP_DAC1 ENCODER_ID_INTERNAL_KLDSCP_DAC2 ENCODER_ID_EXTERNAL_MVPU_FPGA ENCODER_ID_INTERNAL_DDI ENCODER_ID_INTERNAL_UNIPHY ENCODER_ID_INTERNAL_KLDSCP_LVTMA ENCODER_ID_INTERNAL_UNIPHY1 ENCODER_ID_INTERNAL_UNIPHY2 ENCODER_ID_EXTERNAL_NUTMEG ENCODER_ID_EXTERNAL_TRAVIS ENCODER_ID_INTERNAL_WIRELESS ENCODER_ID_INTERNAL_UNIPHY3 ENCODER_ID_INTERNAL_VIRTUAL ATOM_ROM_HEADER ATOM_MASTER_DATA_TABLE ATOM_GPIO_I2C_INFO ATOM_LVDS_INFO_V12 _ATOM_LCD_REFRESH_RATE_SUPPORT ucSupportedRefreshRate ucMinRefreshRateForDRR ATOM_LCD_REFRESH_RATE_SUPPORT sRefreshRateSupport _ATOM_LCD_INFO_V13 ulReserved0 ucLCD_Misc usBacklightPWM ucPowerSequenceDIGONtoDE_in4Ms ucPowerSequenceDEtoVARY_BL_in4Ms ucPowerSequenceVARY_BLtoDE_in4Ms ucPowerSequenceDEtoDIGON_in4Ms ucOffDelay_in4Ms ucPowerSequenceVARY_BLtoBLON_in4Ms ucPowerSequenceBLONtoVARY_BL_in4Ms ucDPCD_eDP_CONFIGURATION_CAP ucDPCD_MAX_LINK_RATE ucDPCD_MAX_LANE_COUNT ucDPCD_MAX_DOWNSPREAD usMaxPclkFreqInSingleLink ucLcdReservd ATOM_LCD_INFO_V13 _ATOM_SPREAD_SPECTRUM_ASSIGNMENT ucSS_Step ucSS_Delay ucRecommendedRef_Div ucSS_Range ATOM_SPREAD_SPECTRUM_ASSIGNMENT _ATOM_SPREAD_SPECTRUM_INFO asSS_Info ATOM_SPREAD_SPECTRUM_INFO _ATOM_OBJECT_HEADER_V3 usMiscObjectTableOffset ATOM_OBJECT_HEADER_V3 _ATOM_CONNECTOR_DEVICE_TAG ulACPIDeviceEnum usPadding ATOM_CONNECTOR_DEVICE_TAG _ATOM_CONNECTOR_DEVICE_TAG_RECORD ucNumberOfDevice asDeviceTag ATOM_CONNECTOR_DEVICE_TAG_RECORD usMSTEn usHDMI6GEn usHBR3En _ATOM_ENCODER_CAP_RECORD_V2 ATOM_ENCODER_CAP_RECORD_V2 _ATOM_CONNECTOR_LAYOUT_INFO usConnectorObjectId ucConnectorType ucPosition ATOM_CONNECTOR_LAYOUT_INFO _ATOM_BRACKET_LAYOUT_RECORD ucLength ucWidth ucConnNum asConnInfo ATOM_BRACKET_LAYOUT_RECORD ATOM_INTEGRATED_SYSTEM_INFO_V1_8 ATOM_ASIC_INTERNAL_SS_INFO_V2 ATOM_ASIC_INTERNAL_SS_INFO_V3 bp_external_encoder_control_action EXTERNAL_ENCODER_CONTROL_DISABLE EXTERNAL_ENCODER_CONTROL_ENABLE EXTERNAL_ENCODER_CONTROL_INIT EXTERNAL_ENCODER_CONTROL_SETUP EXTERNAL_ENCODER_CONTROL_UNBLANK EXTERNAL_ENCODER_CONTROL_BLANK bp_external_encoder_control bp_init_data cmd_tbl encoder_control_dig1 encoder_control_dig2 adjust_display_pll dac1_encoder_control dac2_encoder_control dac1_output_control dac2_output_control set_crtc_timing enable_crtc_mem_req program_clock bios_parser object_info_tbl object_info_tbl_offset master_data_tbl bios_helper cmd_helper remap_device_tags command_table_helper controller_id_to_atom encoder_action_to_atom encoder_mode_bp_to_atom engine_bp_to_atom assign_control_parameter clock_source_id_to_atom clock_source_id_to_ref_clk_src transmitter_bp_to_atom encoder_id_to_atom clock_source_id_to_atom_phy_clk_src_id signal_type_to_atom_dig_mode hpd_sel_to_atom dig_encoder_sel_to_atom phy_id_to_atom disp_power_gating_action_to_atom dc_clock_type_to_atom transmitter_color_depth_to_atom atom_data_revision object_info_table spread_spectrum_id SS_ID_UNKNOWN SS_ID_DP1 SS_ID_DP2 SS_ID_LVLINK_2700MHZ SS_ID_LVLINK_1620MHZ bios_parser_helper record_offset gpio_id object_id ss_info bp_params cntl device_tag_index src_object_id CONNECTOR_ID_UNKNOWN CONNECTOR_ID_SINGLE_LINK_DVII CONNECTOR_ID_DUAL_LINK_DVII CONNECTOR_ID_SINGLE_LINK_DVID CONNECTOR_ID_DUAL_LINK_DVID CONNECTOR_ID_VGA CONNECTOR_ID_HDMI_TYPE_A CONNECTOR_ID_LVDS CONNECTOR_ID_PCIE CONNECTOR_ID_HARDCODE_DVI CONNECTOR_ID_DISPLAY_PORT CONNECTOR_ID_EDP CONNECTOR_ID_MXM CONNECTOR_ID_WIRELESS CONNECTOR_ID_MIRACAST CONNECTOR_ID_USBC CONNECTOR_ID_VIRTUAL _DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS aucPadding DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS _SET_CRTC_TIMING_PARAMETERS usH_Total usH_Disp usH_SyncStart usV_Total usV_Disp usV_SyncStart ucOverscanRight ucOverscanLeft ucOverscanBottom ucOverscanTop SET_CRTC_TIMING_PARAMETERS _SET_PIXEL_CLOCK_PS_ALLOCATION_V5 SET_PIXEL_CLOCK_PS_ALLOCATION_V5 _SET_PIXEL_CLOCK_PS_ALLOCATION_V6 SET_PIXEL_CLOCK_PS_ALLOCATION_V6 dac_standard atom_engine_id ref_clk_src_id ctrl_param atom_id generic_id GENERIC_ID_UNKNOWN GENERIC_ID_MXM_OPM GENERIC_ID_GLSYNC GENERIC_ID_STEREO GENERIC_ID_COUNT bios_object_id atom_master_list_of_data_tables_v2_1 utilitypipeline multimedia_info smc_dpm_info sw_datatable3 firmwareinfo sw_datatable5 lcd_info sw_datatable7 sw_datatable9 sw_datatable10 vram_usagebyfirmware gpio_pin_lut sw_datatable13 powerplayinfo sw_datatable16 sw_datatable17 sw_datatable18 sw_datatable19 sw_datatable20 sw_datatable21 displayobjectinfo indirectioaccess sw_datatable25 sw_datatable26 dce_info sw_datatable29 integratedsysteminfo asic_profiling_info voltageobject_info sw_datatable33 sw_datatable34 atom_master_data_table_v2_1 listOfdatatables atom_display_object_path_v2 display_objid disp_recordoffset extencoderobjid encoder_recordoffset extencoder_recordoffset priority_id atom_display_object_path_v3 display_object_info_table_v1_4 supporteddevices number_of_path display_path display_object_info_table_v1_5 set_dce_clock_parameters_v2_1 dceclk_10khz dceclktype dceclksrc dceclkflag set_dce_clock_ps_allocation_v2_1 enable_crtc_parameters enable_disp_power_gating_ps_allocation set_crtc_using_dtd_timing_parameters h_size h_blanking_time v_blanking_time h_syncoffset h_syncwidth v_syncoffset v_syncwidth modemiscinfo dig_transmitter_control_ps_allocation_v1_6 get_smu_clock_info v1_4 v1_5 dmub_cmd_vbios_type DMUB_CMD__VBIOS_DIGX_ENCODER_CONTROL DMUB_CMD__VBIOS_DIG1_TRANSMITTER_CONTROL DMUB_CMD__VBIOS_SET_PIXEL_CLOCK DMUB_CMD__VBIOS_ENABLE_DISP_POWER_GATING DMUB_CMD__VBIOS_LVTMA_CONTROL DMUB_CMD__VBIOS_TRANSMITTER_QUERY_DP_ALT DMUB_CMD__VBIOS_TRANSMITTER_SET_PHY_FSM DMUB_CMD__VBIOS_DOMAIN_CONTROL uc_pwr_on pwrseq_instance atom_crtc_def ATOM_CRTC1 ATOM_CRTC2 ATOM_CRTC3 ATOM_CRTC4 ATOM_CRTC5 ATOM_CRTC6 ATOM_CRTC_INVALID atom_encode_mode_def ATOM_ENCODER_MODE_DP ATOM_ENCODER_MODE_DP_SST ATOM_ENCODER_MODE_LVDS ATOM_ENCODER_MODE_DVI ATOM_ENCODER_MODE_HDMI ATOM_ENCODER_MODE_DP_AUDIO ATOM_ENCODER_MODE_DP_MST ATOM_ENCODER_MODE_CRT ATOM_ENCODER_MODE_DVO atom_encoder_refclk_src_def ENCODER_REFCLK_SRC_P1PLL ENCODER_REFCLK_SRC_P2PLL ENCODER_REFCLK_SRC_P3PLL ENCODER_REFCLK_SRC_EXTCLK ENCODER_REFCLK_SRC_INVALID atom_spread_spectrum_mode ATOM_SS_CENTER_OR_DOWN_MODE_MASK ATOM_SS_DOWN_SPREAD_MODE ATOM_SS_CENTRE_SPREAD_MODE ATOM_INT_OR_EXT_SS_MASK ATOM_INTERNAL_SS_MASK ATOM_EXTERNAL_SS_MASK atom_rom_header_v2_2 atom_bios_string bios_segment_address protectedmodeoffset configfilenameoffset crc_block_offset vbios_bootupmessageoffset int10_offset pcibusdevinitcode iobaseaddress pci_info_offset masterhwfunction_offset masterdatatable_offset pspdirtableoffset atom_dtd_format pixclk h_sync_offset v_sync_offset atom_mode_id atom_dtd_format_modemiscinfo ATOM_HSYNC_POLARITY ATOM_VSYNC_POLARITY ATOM_H_REPLICATIONBY2 ATOM_V_REPLICATIONBY2 ATOM_INTERLACE ATOM_COMPOSITESYNC lcd_info_v2_1 backlight_pwm special_handle_cap panel_misc lvds_max_slink_pclk panel_bpc dpcd_edp_config_cap dpcd_max_link_rate dpcd_max_lane_count dpcd_max_downspread max_allowed_bl_level bootup_bl_level dplvdsrxid atom_lcd_info_dptolvds_rx_id eDP_TO_LVDS_RX_DISABLE eDP_TO_LVDS_COMMON_ID eDP_TO_LVDS_REALTEK_ID atom_gpio_pin_assignment data_a_reg_index gpio_bitshift gpio_mask_bitshift atom_gpio_pin_assignment_gpio_id I2C_HW_LANE_MUX I2C_HW_ENGINE_ID_MASK I2C_HW_CAP PCIE_VDDC_CONTROL_GPIO_PINID PP_AC_DC_SWITCH_GPIO_PINID VDDC_VRHOT_GPIO_PINID VDDC_PCC_GPIO_PINID EFUSE_CUT_ENABLE_GPIO_PINID DRAM_SELF_REFRESH_GPIO_PINID THERMAL_INT_OUTPUT_GPIO_PINID atom_gpio_pin_lut_v2_1 gpio_pin atom_object_record_type_id ATOM_I2C_RECORD_TYPE ATOM_HPD_INT_RECORD_TYPE ATOM_CONNECTOR_CAP_RECORD_TYPE ATOM_CONNECTOR_SPEED_UPTO ATOM_OBJECT_GPIO_CNTL_RECORD_TYPE ATOM_CONNECTOR_HPDPIN_LUT_RECORD_TYPE ATOM_CONNECTOR_AUXDDC_LUT_RECORD_TYPE ATOM_ENCODER_CAP_RECORD_TYPE ATOM_BRACKET_LAYOUT_RECORD_TYPE ATOM_CONNECTOR_FORCED_TMDS_CAP_RECORD_TYPE ATOM_DISP_CONNECTOR_CAPS_RECORD_TYPE ATOM_BRACKET_LAYOUT_V2_RECORD_TYPE ATOM_RECORD_END_TYPE atom_common_record_header record_size atom_i2c_record record_header atom_hpd_int_record pin_id plugin_pin_state atom_connector_caps_record connector_caps atom_connector_speed_record connector_max_speed atom_encoder_caps_def ATOM_ENCODER_CAP_RECORD_HBR2 ATOM_ENCODER_CAP_RECORD_MST_EN ATOM_ENCODER_CAP_RECORD_HBR2_EN ATOM_ENCODER_CAP_RECORD_HDMI6Gbps_EN ATOM_ENCODER_CAP_RECORD_HBR3_EN ATOM_ENCODER_CAP_RECORD_DP2 ATOM_ENCODER_CAP_RECORD_UHBR10_EN ATOM_ENCODER_CAP_RECORD_UHBR13_5_EN ATOM_ENCODER_CAP_RECORD_UHBR20_EN ATOM_ENCODER_CAP_RECORD_USB_C_TYPE atom_encoder_caps_record encodercaps atom_connector_caps_def ATOM_CONNECTOR_CAP_INTERNAL_DISPLAY ATOM_CONNECTOR_CAP_INTERNAL_DISPLAY_BL atom_disp_connector_caps_record connectcaps atom_connector_layout_info atom_connector_layout_info_connector_type_def CONNECTOR_TYPE_DVI_D CONNECTOR_TYPE_HDMI CONNECTOR_TYPE_DISPLAY_PORT CONNECTOR_TYPE_MINI_DISPLAY_PORT atom_bracket_layout_record bracketlen bracketwidth conn_num atom_bracket_layout_record_v2 mini_type atom_connector_layout_info_mini_type_def MINI_TYPE_NORMAL MINI_TYPE_MINI atom_display_device_tag_def ATOM_DISPLAY_LCD1_SUPPORT ATOM_DISPLAY_LCD2_SUPPORT ATOM_DISPLAY_DFP1_SUPPORT ATOM_DISPLAY_DFP2_SUPPORT ATOM_DISPLAY_DFP3_SUPPORT ATOM_DISPLAY_DFP4_SUPPORT ATOM_DISPLAY_DFP5_SUPPORT ATOM_DISPLAY_DFP6_SUPPORT ATOM_DISPLAY_DFPx_SUPPORT atom_display_controller_info_v4_1 display_caps bootup_dispclk_10khz dce_refclk_10khz i2c_engine_refclk_10khz dp_ss_percentage dp_ss_rate_10hz dvi_ss_mode hdmi_ss_mode dp_ss_mode ss_reserved hardcode_mode_num dpphy_refclk_10khz dceip_min_ver dceip_max_ver max_disp_pipe_num max_vbios_active_disp_pipe_num max_ppll_num max_disp_phy_num max_aux_pairs atom_display_controller_info_v4_2 dfp_hardcode_mode_num dfp_hardcode_refreshrate vga_hardcode_mode_num vga_hardcode_refreshrate dcnip_min_ver dcnip_max_ver atom_display_controller_info_v4_3 atom_display_controller_info_v4_4 hw_chip_id max_vbios_active_disp_pipum dispclk_pll_vco_freq dp_ref_clk_freq max_mclk_chg_lat max_sr_exit_lat max_sr_enter_exit_lat dc_golden_table_offset atom_dc_golden_table_v1 dce_info_caps_def DCE_INFO_CAPS_FORCE_DISPDEV_CONNECTED DCE_INFO_CAPS_DISABLE_DFP_DP_HBR2 DCE_INFO_CAPS_ENABLE_INTERLAC_TIMING DCE_INFO_CAPS_LTTPR_SUPPORT_ENABLE DCE_INFO_CAPS_VBIOS_LTTPR_TRANSPARENT_ENABLE atom_display_controller_info_v4_5 ext_display_path_cap_def EXT_DISPLAY_PATH_CAPS__EXT_CHIP_MASK AMD_EXT_DISPLAY_PATH_CAPS__EXT_CHIP_MASK AMD_EXT_DISPLAY_PATH_CAPS__DP_FIXED_VS_EN AMD_EXT_DISPLAY_PATH_CAPS__HDMI20_PI3EQX1204 AMD_EXT_DISPLAY_PATH_CAPS__DP_EARLY_8B10B_TPS2 AMD_EXT_DISPLAY_PATH_CAPS__HDMI20_TISN65DP159RSBT AMD_EXT_DISPLAY_PATH_CAPS__HDMI20_PARADE_PS175 EXT_DISPLAY_PATH_CAPS__DP_FIXED_VS_EN EXT_DISPLAY_PATH_CAPS__HDMI20_PI3EQX1204 EXT_DISPLAY_PATH_CAPS__HDMI20_TISN65DP159RSBT EXT_DISPLAY_PATH_CAPS__AMD_INTERNAL atom_integrated_system_info_v2_2 atom_smu_info_v3_2 gpupll_vco_freq_10khz atom_smu_info_v3_3 atom_smu_info_v3_5 dce_caps soc_bb_info atom_pll_id atom_clock_type mode_lib pipe_cnt lib soc_bb ip_params dlg_sys_param rq_misc_param rq_dlg_param rq_sizing rq_param source_macro_tile_size dm_4k_tile dm_64k_tile dm_256k_tile dm_cur_2bit dm_cur_32bit dm_cur_64bit disp_dlg_regs disp_ttu_regs e2e_pipe_param cstate_en pstate_en vm_en iflip_en pipe_src_param rq_sizing_param is_chroma o_dpte_row_height o_meta_row_height vp_width tiling max_num_sw max_partial_sw l_sw refclk_freq_in_mhz pclk_freq_in_mhz vratio hscale_pixel_rate delivery_width audio_check audio_packet_type max_audiosample_rate acat dm_lb_10 dm_lb_8 dm_lb_6 dm_lb_12 dm_lb_16 dm_lb_19 WM_TYPE_PSTATE_CHG WM_TYPE_RETRAINING NV_NAVI10_P_A0 NV_NAVI12_P_A0 NV_NAVI14_M_A0 NV_SIENNA_CICHLID_P_A0 NV_DIMGREY_CAVEFISH_P_A0 NV_BEIGE_GOBY_P_A0 NV_UNKNOWN dcn21_resource_pool fast_validate out_pipe_cnt pipe_split_from vlevel_req vlevel table_entry max_mpc_comb is_validating_bw loaded_bb uclk_states wb_arb_params which_pipe display_rq_params_st display_dlg_sys_params_st refcyc_per_req_delivery_pre_cur refcyc_per_req_delivery_cur hscale_pixel_rate_l vratio_pre_l vratio_l cur_width cur_bpp ignore_viewport_pos immediate_flip_support pipe_param vp_height DecimalBPP Format LineTime MetaRowByteLuma MetaRowByteChroma meta_row_height_luma PixelPTEBytesPerRowLuma PixelPTEBytesPerRowChroma dpte_row_height_luma SwathWidth Bpp BlockHeight256Bytes BlockWidth256Bytes BytePerPixel ScanDirection Pitch DCCMetaPitch MacroTileWidth SwathHeight VInitPreFill MaxNumSwath PageTableLevels RequiredPrefetchPixDataBW sliceWidth numSlices pixelFormat DesiredBPP Pipe Enable MaxPageTableLevels CachedPageTableLevels HostVM REQ_256Bytes REQ_128BytesNonContiguous REQ_128BytesContiguous REQ_NA NumberOfDPP PSCL_THROUGHPUT UrgentOutOfOrderReturn PTEBufferSizeInRequests dpte_row_width_ub MetaRequestWidth MetaRequestHeight PixelPTEReqWidth PixelPTEReqHeight PTERequestSize DPDE0BytesFrame MetaPTEBytesFrame DCCEnabled DCCProgrammingAssumesScanDirectionUnknown DETBufferSize RequestHeight256Byte TilingFormat ScanOrientation MaxUncompressedBlock MaxCompressedBlock Independent64ByteBlock GPUVMPageTableLevels myHostVM dc_bounding_box_max_clk max_dcfclk_mhz max_dispclk_mhz max_dppclk_mhz max_phyclk_mhz WATERMARKS_CLOCK_RANGE WATERMARKS_DUMMY_PSTATE WATERMARKS_MALL WATERMARKS_COUNT dcn3_0_ip dcn30_bb_max_clk uclk_mts optimal_dcfclk optimal_fclk cur_pipe RequestType ForceSingleDPP BytePerPixY BytePerPixC Read256BytesBlockHeightY Read256BytesBlockHeightC Read256BytesBlockWidthY Read256BytesBlockWidthC MaximumSwathHeightY MaximumSwathHeightC BytePerPixDETY BytePerPixDETC SwathWidthChroma StutterPeriodOut VRatioC LinkBitRate Lanes DSCSlices AudioRate AudioLayout ODMCombine Tsetup Tdmbf Tdmec Tdmsks SurfaceWidthLuma SurfaceWidthChroma SurfaceHeightLuma SurfaceHeightChroma RequestHeight256ByteLuma RequestHeight256ByteChroma MaxUncompressedBlockLuma MaxUncompressedBlockChroma MaxCompressedBlockLuma MaxCompressedBlockChroma IndependentBlockLuma IndependentBlockChroma DPPCLKDelaySubtotalPlusCNVCFormater DPP_RECOUT_WIDTH is_alpha ODMCombineIsEnabled UseUnboundedRequestingFinal NoChromaPlanes DETSharedByAllDPP DETBufferSizeInKByteA NetDCCRateLuma NetDCCRateChroma ProgressiveTointerlaceUnitinOPP NumOfDPP VRatioY PrefetchBandwidthLuma PrefetchBandwidthChroma TotalBandwidth ImmediateFlipBandwidthSupport MaxPrefetchBandwidth PrefetchBandwidthSupport nomDETInKByteOverrideEnable nomDETInKByteOverrideValue UseMALLForPStateChange TPreReq ExtendPrefetchIfPossible DRAMClockChangeLatencyFinal PercentOfIdealSDPPortBWReceivedAfterUrgLatency RequiredDPPCLKPerSurface ProjectedDCFClkDeepSleep one_row_per_frame_fits_in_buffer NumberOfDPPs MacroTileHeight PixelPTEBytesPerRow_one_row_per_frame dpte_row_width_ub_one_row_per_frame dpte_row_height_one_row_per_frame MALLAllocatedForDCN dpte_row_height_linear_luma ViewportWidthY ViewportHeightY BytesPerPixelY ViewportWidthC ViewportHeightC BytesPerPixelC ReadBlockWidthY ReadBlockWidthC ReadBlockHeightY ReadBlockHeightC IsMainSurfaceUsingTheIndicatedTiming OutBpp Clock round_up VCOSpeed OutFormat StateDispclk SwathWidthdoubleDPPY SwathWidthdoubleDPPC PixelChunkSizeKBytes ROBSizeKBytes ViewportSizeSupportPerSurface HTaps HTapsChroma Scan seg_size_kb clk_mgr_registers DPREFCLK_CNTL DENTIST_DISPCLK_CNTL CLK4_CLK2_CURRENT_CNT CLK4_CLK_PLL_REQ CLK4_CLK0_CURRENT_CNT CLK3_CLK2_DFS_CNTL CLK3_CLK_PLL_REQ CLK0_CLK2_DFS_CNTL CLK0_CLK_PLL_REQ CLK1_CLK_PLL_REQ CLK1_CLK0_DFS_CNTL CLK1_CLK1_DFS_CNTL CLK1_CLK2_DFS_CNTL CLK1_CLK3_DFS_CNTL CLK1_CLK4_DFS_CNTL CLK1_CLK5_DFS_CNTL CLK2_CLK2_DFS_CNTL CLK1_CLK0_CURRENT_CNT CLK1_CLK1_CURRENT_CNT CLK1_CLK2_CURRENT_CNT CLK1_CLK3_CURRENT_CNT CLK1_CLK4_CURRENT_CNT CLK1_CLK5_CURRENT_CNT CLK0_CLK0_DFS_CNTL CLK0_CLK1_DFS_CNTL CLK0_CLK3_DFS_CNTL CLK0_CLK4_DFS_CNTL CLK1_CLK0_BYPASS_CNTL CLK1_CLK1_BYPASS_CNTL CLK1_CLK2_BYPASS_CNTL CLK1_CLK3_BYPASS_CNTL CLK1_CLK4_BYPASS_CNTL CLK1_CLK5_BYPASS_CNTL CLK1_CLK0_DS_CNTL CLK1_CLK1_DS_CNTL CLK1_CLK2_DS_CNTL CLK1_CLK3_DS_CNTL CLK1_CLK4_DS_CNTL CLK1_CLK5_DS_CNTL CLK1_CLK0_ALLOW_DS CLK1_CLK1_ALLOW_DS CLK1_CLK2_ALLOW_DS CLK1_CLK3_ALLOW_DS CLK1_CLK4_ALLOW_DS CLK1_CLK5_ALLOW_DS CLK5_spll_field_8 CLK6_spll_field_8 clk_mgr_shift DPREFCLK_SRC_SEL DENTIST_DPREFCLK_WDIVIDER DENTIST_DISPCLK_WDIVIDER DENTIST_DISPCLK_CHG_DONE DENTIST_DPPCLK_WDIVIDER DENTIST_DPPCLK_CHG_DONE FbMult_int FbMult_frac clk_mgr_mask state_dependent_clocks display_clk_khz clk_mgr_internal smu_ver max_clks_by_state dfs_bypass_enabled dfs_bypass_active dfs_ref_freq_khz dfs_bypass_disp_clk ss_on_dprefclk xgmi_enabled dprefclk_ss_percentage dprefclk_ss_divider max_clks_state cur_min_clks_state periodic_retraining_disabled cur_phyclk_req_table smu_present wm_range_table wm_range_table_addr dpm_present pme_trigger_pending clk_mgr_internal_funcs set_dispclk set_dprefclk subvp_high_refresh_list min_refresh max_refresh subvp_active_margin_list pri_pipe pipe_slice_table odm_combines odm_combine_count mpc_combines mpc_combine_count fpo_candidate_stream vactive_margin_req_us pipe_cnt_out vlevel_out repopulate_pipes sec_pipe old_index dpp_pipe ref_pipe phantom_stream dc_pipe_idx dcn301_resource_pool qp_set rc_params qp_min qp_max ofs colour_mode CM_RGB CM_444 CM_422 CM_420 bits_per_comp BPC_8 BPC_10 BPC_12 max_min DAL_MM_MIN DAL_MM_MAX qps drm_bpp is_navite_422_or_420 min_fclk_khz min_dcfclk_khz dcfclks fclks in_idx phyd32clk_clock_source PHYD32CLKA PHYD32CLKB PHYD32CLKC PHYD32CLKD PHYD32CLKE PHYD32CLKF PHYD32CLKG physymclk_clock_source PHYSYMCLK_FORCE_SRC_SYMCLK PHYSYMCLK_FORCE_SRC_PHYD18CLK PHYSYMCLK_FORCE_SRC_PHYD32CLK streamclk_source REFCLK DTBCLK0 DPREFCLK dentist_dispclk_change_mode DISPCLK_CHANGE_MODE_IMMEDIATE DISPCLK_CHANGE_MODE_RAMPING dp_dto_params pixclk_hz refclk_hz pixel_rate_div PIXEL_RATE_DIV_BY_1 PIXEL_RATE_DIV_BY_2 PIXEL_RATE_DIV_BY_4 PIXEL_RATE_DIV_NA pipe_dppclk_khz ref_dppclk dpp_clock_gated dccg_funcs update_dpp_dto get_dccg_ref_freq set_fifo_errdet_ovr_en otg_add_pixel otg_drop_pixel dccg_init set_dpstreamclk_root_clock_gating set_dpstreamclk enable_symclk32_se disable_symclk32_se enable_symclk32_le disable_symclk32_le set_symclk32_le_root_clock_gating set_physymclk set_physymclk_root_clock_gating set_dtbclk_dto set_audio_dtbclk_dto set_dispclk_change_mode enable_dsc set_pixel_rate_div get_pixel_rate_div set_valid_pixel_rate trigger_dio_fifo_resync dpp_root_clock_control enable_symclk_se disable_symclk_se set_dp_dto set_dtbclk_p_src set_dto_dscclk set_ref_dscclk dccg_root_gate_disable_control dtbclk_dto_params pixclk_khz req_audio_dtbclk_khz num_odm_segments smu_watermark_set clk_mgr_vgh smu_wm_set dcn31_smu_watermark_set dcn31_watermarks clk_mgr_dcn31 dcn314_smu_watermark_set dcn314_watermarks clk_mgr_dcn314 dcn315_smu_watermark_set dcn315_watermarks clk_mgr_dcn315 dcn316_smu_watermark_set dcn316_watermarks clk_mgr_dcn316 dcn35_smu_watermark_set dcn35_watermarks clk_mgr_dcn35 clk_mgr_base DFS_BYPASS_ENABLE dentist_base_divider_id DENTIST_BASE_DID_1 DENTIST_BASE_DID_2 DENTIST_BASE_DID_3 DENTIST_BASE_DID_4 DENTIST_MAX_DID dentist_divider_range DENTIST_DIVIDER_RANGE_1_START DENTIST_DIVIDER_RANGE_1_STEP DENTIST_DIVIDER_RANGE_2_START DENTIST_DIVIDER_RANGE_2_STEP DENTIST_DIVIDER_RANGE_3_START DENTIST_DIVIDER_RANGE_3_STEP DENTIST_DIVIDER_RANGE_4_START DENTIST_DIVIDER_RANGE_4_STEP DENTIST_DIVIDER_RANGE_SCALE_FACTOR safe_to_lower clk_mgr_dce requested_clk_khz dp_ref_clk_khz shifts wa_state uma_top pipe_gating_control PIPE_GATING_CONTROL_DISABLE PIPE_GATING_CONTROL_ENABLE PIPE_GATING_CONTROL_INIT dce_hwseq_wa blnd_crtc_trigger DEGVIDCN10_253 false_optc_underflow DEGVIDCN10_254 DEGVIDCN21 disallow_self_refresh_during_multi_plane_transition dp_hpo_and_otg_sequence wait_hubpret_read_start_during_mpo_transition hwseq_wa_state DEGVIDCN10_253_applied disallow_self_refresh_during_multi_plane_transition_applied disallow_self_refresh_during_multi_plane_transition_applied_on_frame hwseq_private_funcs disable_stream_gating enable_stream_gating init_pipes reset_hw_ctx_wrap plane_atomic_disconnect update_mpcc set_input_transfer_func set_output_transfer_func power_down enable_display_pipe_clock_gating enable_display_power_gating blank_pixel_data enable_stream_timing setup_vupdate_interrupt did_underflow_occur init_blank bios_golden_init plane_atomic_power_down plane_atomic_disable enable_power_gating_plane dpstream_root_clock_control physymclk_root_clock_control dpp_pg_control hubp_pg_control dsc_pg_status update_odm program_all_writeback_pipes_in_tree s0i3_golden_init_wa set_hdr_multiplier program_pipe wait_for_blank_complete set_blend_lut set_shaper_3dlut set_mcm_luts PLAT_58856_wa program_mall_pipe_config update_force_pstate update_mall_sel calculate_dccg_k1_k2_values resync_fifo_dccg_dio apply_single_controller_ctx_to_hw is_dp_dig_pixel_rate_div_policy reset_back_end_for_pipe populate_mcm_luts perform_3dlut_wa_unlock dce_hwseq_registers dce_hwseq_shift dce_hwseq_mask requested_dispclk_khz clock_cfg rn_clk_internal regs_and_bypass log_info ref_dpp_clk requested_dpp_khz requested_phyclk_khz requested_min_ds_dcfclk_khz requested_dcfclk_khz WatermarksExternal_t entry_0 cache_timer_delay cache_timer_scale num_displays freq_mhz addr_low addr_high param_out dcn301_clk_internal vg_dpm_clocks smu_dpm_clks dpm_clks display_idle_optimization df_request_disabled phy_ref_clk_off s0i2_rdy display_idle_optimization_u idle_info clk_mgr_int bios_info dmub_cmd_clk_mgr_type DMUB_CMD__CLK_MGR_NOTIFY_CLOCKS WCK_RATIO_1_1 WCK_RATIO_1_2 WCK_RATIO_1_4 WCK_RATIO_MAX dcn31_smu_dpm_clks dcn314_ss_info_table ss_divider DfPstateTable314_t DpmClocks314_t dcn314_smu_dpm_clks DpmClocks_315_t dcn315_smu_dpm_clks DpmClocks_316_t dcn316_smu_dpm_clks new_clocks hr_id bw_mbps dcn35_dpia_host_router_bw bw_kbps dcn35_ss_info_table DpmClocks_t_dcn35 DpmClocks_t_dcn351 dcn35_smu_dpm_clks dcn351_smu_dpm_clks smu_dpm_clks_a smu_dpm_clks_b all_active_disps GC_12_0_0_A0 GC_12_0_1_A0 GC_12_UNKNOWN ppclk uclk_mhz mod_drr_for_pstate ref_dppclk_khz dcn401_clk_mgr_block_sequence_params update_num_displays_params update_hardmin_params update_hardmin_optimized_params update_idle_hardmin_params update_deep_sleep_dcfclk_params update_pstate_support_params update_cab_for_uclk_params update_wait_for_dmub_ack_params indicate_drr_status_params update_dppclk_dto_params update_dtbclk_dto_params update_dentist_params update_psr_wait_loop_params dcn401_clk_mgr_block_sequence_func CLK_MGR401_READ_CLOCKS_FROM_DENTIST CLK_MGR401_UPDATE_NUM_DISPLAYS CLK_MGR401_UPDATE_HARDMIN_PPCLK CLK_MGR401_UPDATE_HARDMIN_PPCLK_OPTIMIZED CLK_MGR401_UPDATE_ACTIVE_HARDMINS CLK_MGR401_UPDATE_IDLE_HARDMINS CLK_MGR401_UPDATE_DEEP_SLEEP_DCFCLK CLK_MGR401_UPDATE_FCLK_PSTATE_SUPPORT CLK_MGR401_UPDATE_UCLK_PSTATE_SUPPORT CLK_MGR401_UPDATE_CAB_FOR_UCLK CLK_MGR401_UPDATE_WAIT_FOR_DMUB_ACK CLK_MGR401_INDICATE_DRR_STATUS CLK_MGR401_UPDATE_DPPCLK_DTO CLK_MGR401_UPDATE_DTBCLK_DTO CLK_MGR401_UPDATE_DENTIST CLK_MGR401_UPDATE_PSR_WAIT_LOOP CLK_MGR401_UPDATE_SUBVP_HARDMINS dcn401_clk_mgr_block_sequence dcn401_clk_mgr num_steps uclk_freq_mhz fclk_freq_mhz azalia_clock_info pixel_clock_in_10khz audio_dto_phase audio_dto_module audio_dto_wall_clock_ratio dce_audio_registers AZALIA_F0_CODEC_ENDPOINT_INDEX AZALIA_F0_CODEC_ENDPOINT_DATA AZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS AZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES AZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES DCCG_AUDIO_DTO_SOURCE DCCG_AUDIO_DTO0_MODULE DCCG_AUDIO_DTO0_PHASE DCCG_AUDIO_DTO1_MODULE DCCG_AUDIO_DTO1_PHASE AUDIO_RATE_CAPABILITIES dce_audio_shift AZALIA_ENDPOINT_REG_INDEX AZALIA_ENDPOINT_REG_DATA CLKSTOP EPSS DCCG_AUDIO_DTO0_SOURCE_SEL DCCG_AUDIO_DTO_SEL DCCG_AUDIO_DTO2_USE_512FBR_DTO DCCG_AUDIO_DTO0_USE_512FBR_DTO DCCG_AUDIO_DTO1_USE_512FBR_DTO CLOCK_GATING_DISABLE dce_audio_mask dce_audio dp_audio_layout_config layouts_per_sample_denom symbols_per_layout max_layouts_per_audio_sdp crtc_info dp_link_info layout_config av_stream_map_lane_count audio_sdp_overhead audio_cea_channels_bits FL FR RL_RC RR RC_RLC_FLC RRC_FRC audio_cea_channels dp_pixel_encoding_type DP_PIXEL_ENCODING_TYPE_RGB444 DP_PIXEL_ENCODING_TYPE_YCBCR422 DP_PIXEL_ENCODING_TYPE_YCBCR444 DP_PIXEL_ENCODING_TYPE_RGB_WIDE_GAMUT DP_PIXEL_ENCODING_TYPE_Y_ONLY DP_PIXEL_ENCODING_TYPE_YCBCR420 dp_component_depth DP_COMPONENT_PIXEL_DEPTH_6BPC DP_COMPONENT_PIXEL_DEPTH_8BPC DP_COMPONENT_PIXEL_DEPTH_10BPC DP_COMPONENT_PIXEL_DEPTH_12BPC DP_COMPONENT_PIXEL_DEPTH_16BPC audio_clock_info n_44khz cts_44khz dce_stream_encoder_shift AFMT_GENERIC_INDEX AFMT_GENERIC0_UPDATE AFMT_GENERIC2_UPDATE AFMT_GENERIC_HB0 AFMT_GENERIC_HB1 AFMT_GENERIC_HB2 AFMT_GENERIC_HB3 AFMT_GENERIC_LOCK_STATUS AFMT_GENERIC_CONFLICT AFMT_GENERIC_CONFLICT_CLR AFMT_GENERIC0_FRAME_UPDATE_PENDING AFMT_GENERIC1_FRAME_UPDATE_PENDING AFMT_GENERIC2_FRAME_UPDATE_PENDING AFMT_GENERIC3_FRAME_UPDATE_PENDING AFMT_GENERIC4_FRAME_UPDATE_PENDING AFMT_GENERIC5_FRAME_UPDATE_PENDING AFMT_GENERIC6_FRAME_UPDATE_PENDING AFMT_GENERIC7_FRAME_UPDATE_PENDING AFMT_GENERIC0_FRAME_UPDATE AFMT_GENERIC1_FRAME_UPDATE AFMT_GENERIC2_FRAME_UPDATE AFMT_GENERIC3_FRAME_UPDATE AFMT_GENERIC4_FRAME_UPDATE AFMT_GENERIC5_FRAME_UPDATE AFMT_GENERIC6_FRAME_UPDATE AFMT_GENERIC7_FRAME_UPDATE HDMI_GENERIC0_CONT HDMI_GENERIC0_SEND HDMI_GENERIC0_LINE HDMI_GENERIC1_CONT HDMI_GENERIC1_SEND HDMI_GENERIC1_LINE DP_PIXEL_ENCODING DP_COMPONENT_DEPTH DP_DYN_RANGE DP_YCBCR_RANGE HDMI_PACKET_GEN_VERSION HDMI_KEEPOUT_MODE HDMI_DEEP_COLOR_ENABLE HDMI_CLOCK_CHANNEL_RATE HDMI_DEEP_COLOR_DEPTH HDMI_GC_CONT HDMI_GC_SEND HDMI_NULL_SEND HDMI_DATA_SCRAMBLE_EN HDMI_ACP_SEND HDMI_AUDIO_INFO_SEND AFMT_AUDIO_INFO_UPDATE HDMI_AUDIO_INFO_LINE HDMI_GC_AVMUTE DP_MSE_RATE_X DP_MSE_RATE_Y DP_MSE_RATE_UPDATE_PENDING AFMT_AVI_INFO_VERSION HDMI_AVI_INFO_SEND HDMI_AVI_INFO_CONT HDMI_AVI_INFO_LINE DP_SEC_GSP0_ENABLE DP_SEC_STREAM_ENABLE DP_SEC_GSP1_ENABLE DP_SEC_GSP2_ENABLE DP_SEC_GSP3_ENABLE DP_SEC_GSP4_ENABLE DP_SEC_GSP5_ENABLE DP_SEC_GSP6_ENABLE DP_SEC_GSP7_ENABLE DP_SEC_AVI_ENABLE DP_SEC_MPG_ENABLE DP_VID_STREAM_DIS_DEFER DP_VID_STREAM_ENABLE DP_VID_STREAM_STATUS DP_STEER_FIFO_RESET DP_VID_M_N_GEN_EN DP_VID_N DP_VID_M DIG_START AFMT_AUDIO_SRC_SELECT AFMT_AUDIO_CHANNEL_ENABLE HDMI_AUDIO_PACKETS_PER_LINE HDMI_AUDIO_DELAY_EN AFMT_60958_CS_UPDATE AFMT_AUDIO_LAYOUT_OVRD AFMT_60958_OSF_OVRD HDMI_ACR_AUTO_SEND HDMI_ACR_SOURCE HDMI_ACR_AUDIO_PRIORITY HDMI_ACR_CTS_32 HDMI_ACR_N_32 HDMI_ACR_CTS_44 HDMI_ACR_N_44 HDMI_ACR_CTS_48 HDMI_ACR_N_48 AFMT_60958_CS_CHANNEL_NUMBER_L AFMT_60958_CS_CLOCK_ACCURACY AFMT_60958_CS_CHANNEL_NUMBER_R AFMT_60958_CS_CHANNEL_NUMBER_2 AFMT_60958_CS_CHANNEL_NUMBER_3 AFMT_60958_CS_CHANNEL_NUMBER_4 AFMT_60958_CS_CHANNEL_NUMBER_5 AFMT_60958_CS_CHANNEL_NUMBER_6 AFMT_60958_CS_CHANNEL_NUMBER_7 DP_SEC_AUD_N DP_SEC_TIMESTAMP_MODE DP_SEC_ASP_ENABLE DP_SEC_ATP_ENABLE DP_SEC_AIP_ENABLE DP_SEC_ACM_ENABLE AFMT_AUDIO_SAMPLE_SEND AFMT_AUDIO_CLOCK_EN TMDS_PIXEL_ENCODING TMDS_COLOR_FORMAT DIG_STEREOSYNC_SELECT DIG_STEREOSYNC_GATE_EN DP_DB_DISABLE DP_MSA_MISC0 DP_MSA_HTOTAL DP_MSA_VTOTAL DP_MSA_HSTART DP_MSA_VSTART DP_MSA_HSYNCWIDTH DP_MSA_HSYNCPOLARITY DP_MSA_VSYNCWIDTH DP_MSA_VSYNCPOLARITY DP_MSA_HWIDTH DP_MSA_VHEIGHT HDMI_DB_DISABLE DP_VID_N_MUL DP_VID_M_DOUBLE_VALUE_EN DIG_SOURCE_SELECT dce_stream_encoder_mask dce110_stream_enc_registers AFMT_CNTL AFMT_AVI_INFO0 AFMT_AVI_INFO1 AFMT_AVI_INFO2 AFMT_AVI_INFO3 AFMT_GENERIC_0 AFMT_GENERIC_1 AFMT_GENERIC_2 AFMT_GENERIC_3 AFMT_GENERIC_4 AFMT_GENERIC_5 AFMT_GENERIC_6 AFMT_GENERIC_7 AFMT_GENERIC_HDR AFMT_INFOFRAME_CONTROL0 AFMT_VBI_PACKET_CONTROL AFMT_VBI_PACKET_CONTROL1 AFMT_AUDIO_PACKET_CONTROL AFMT_AUDIO_PACKET_CONTROL2 AFMT_AUDIO_SRC_CONTROL AFMT_60958_0 AFMT_60958_1 AFMT_60958_2 DIG_FE_CNTL DP_MSE_RATE_CNTL DP_MSE_RATE_UPDATE DP_PIXEL_FORMAT DP_SEC_CNTL DP_STEER_FIFO DP_VID_STREAM_CNTL DP_VID_TIMING DP_SEC_TIMESTAMP HDMI_CONTROL HDMI_GC HDMI_GENERIC_PACKET_CONTROL0 HDMI_GENERIC_PACKET_CONTROL1 HDMI_GENERIC_PACKET_CONTROL2 HDMI_GENERIC_PACKET_CONTROL3 HDMI_INFOFRAME_CONTROL0 HDMI_INFOFRAME_CONTROL1 HDMI_VBI_PACKET_CONTROL HDMI_AUDIO_PACKET_CONTROL HDMI_ACR_PACKET_CONTROL HDMI_ACR_32_0 HDMI_ACR_32_1 HDMI_ACR_44_0 HDMI_ACR_44_1 HDMI_ACR_48_0 HDMI_ACR_48_1 TMDS_CNTL DP_DB_CNTL DP_MSA_MISC DP_MSA_COLORIMETRY DP_MSA_TIMING_PARAM1 DP_MSA_TIMING_PARAM2 DP_MSA_TIMING_PARAM3 DP_MSA_TIMING_PARAM4 HDMI_DB_CONTROL dce110_stream_encoder se_shift DP_MST_UPDATE_MAX_RETRY enc110 az_inst mute crtc_pixel_clock_100Hz actual_pixel_clock_100Hz info_frame avg_time_slots_per_mtp is_dual_link actual_pix_clk_khz enable_audio enable_sdp_splitting packet_index info_packet hw_container output_state POST_CURSOR2_SET dpcd_training_lane_set GPIO_ID_UNKNOWN GPIO_ID_DDC_DATA GPIO_ID_DDC_CLOCK GPIO_ID_GENERIC GPIO_ID_HPD GPIO_ID_GPIO_PAD GPIO_ID_VIP_PAD GPIO_ID_SYNC GPIO_ID_GSL GPIO_ID_COUNT GPIO_ID_MIN GPIO_ID_MAX gpio_pin_output_state GPIO_PIN_OUTPUT_STATE_ACTIVE_LOW GPIO_PIN_OUTPUT_STATE_ACTIVE_HIGH GPIO_PIN_OUTPUT_STATE_DEFAULT gpio_mode GPIO_MODE_UNKNOWN GPIO_MODE_INPUT GPIO_MODE_OUTPUT GPIO_MODE_FAST_OUTPUT GPIO_MODE_HARDWARE GPIO_MODE_INTERRUPT dce110_link_enc_aux_registers AUX_CONTROL AUX_DPHY_RX_CONTROL0 AUX_DPHY_RX_CONTROL1 dce110_link_enc_hpd_registers DC_HPD_CONTROL dce110_link_enc_registers MASTER_COMM_DATA_REG1 MASTER_COMM_DATA_REG2 MASTER_COMM_DATA_REG3 MASTER_COMM_CMD_REG MASTER_COMM_CNTL_REG DMCU_RAM_ACCESS_CTRL DCI_MEM_PWR_STATUS DMU_MEM_PWR_CNTL DMCU_IRAM_RD_CTRL DMCU_IRAM_RD_DATA DMCU_INTERRUPT_TO_UC_EN_MASK DIG_BE_CNTL DIG_BE_EN_CNTL DP_CONFIG DP_DPHY_CNTL DP_DPHY_INTERNAL_CTRL DP_DPHY_PRBS_CNTL DP_DPHY_SCRAM_CNTL DP_DPHY_SYM0 DP_DPHY_SYM1 DP_DPHY_SYM2 DP_DPHY_TRAINING_PATTERN_SEL DP_LINK_CNTL DP_LINK_FRAMING_CNTL DP_MSE_SAT0 DP_MSE_SAT1 DP_MSE_SAT2 DP_MSE_SAT_UPDATE DP_DPHY_FAST_TRAINING DP_DPHY_BS_SR_SWAP_CNTL DP_DPHY_HBR2_PATTERN_CONTROL DP_SEC_CNTL1 dce110_link_encoder link_regs aux_regs hpd_regs gpio_hw_container hw_ddc hw_generic hw_hpd hw_gpio_pin enc_features sdp_transmit_line_num_deadline exit_link_training_required cp2520_pattern pattern_symbols dml2_dchub_watermark_reg_set_index DML2_DCHUB_WATERMARK_SET_A DML2_DCHUB_WATERMARK_SET_B DML2_DCHUB_WATERMARK_SET_C DML2_DCHUB_WATERMARK_SET_D DML2_DCHUB_WATERMARK_SET_NUM dce_mem_input_registers GRPH_ENABLE GRPH_CONTROL GRPH_X_START GRPH_Y_START GRPH_X_END GRPH_Y_END GRPH_PITCH HW_ROTATION GRPH_SWAP_CNTL PRESCALE_GRPH_CONTROL GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT DVMM_PTE_CONTROL DVMM_PTE_ARB_CONTROL GRPH_UPDATE GRPH_FLIP_CONTROL GRPH_PRIMARY_SURFACE_ADDRESS GRPH_PRIMARY_SURFACE_ADDRESS_HIGH GRPH_SECONDARY_SURFACE_ADDRESS GRPH_SECONDARY_SURFACE_ADDRESS_HIGH DPG_PIPE_ARBITRATION_CONTROL1 DPG_WATERMARK_MASK_CONTROL DPG_PIPE_URGENCY_CONTROL DPG_PIPE_URGENT_LEVEL_CONTROL DPG_PIPE_NB_PSTATE_CHANGE_CONTROL DPG_PIPE_LOW_POWER_CONTROL DPG_PIPE_STUTTER_CONTROL DPG_PIPE_STUTTER_CONTROL2 DMIF_BUFFER_CONTROL MC_HUB_RDREQ_DMIF_LIMIT DCHUB_FB_LOCATION DCHUB_AGP_BASE DCHUB_AGP_BOT DCHUB_AGP_TOP dce_mem_input_shift GRPH_ROTATION_ANGLE GRPH_RED_CROSSBAR GRPH_BLUE_CROSSBAR GRPH_PRESCALE_SELECT GRPH_PRESCALE_R_SIGN GRPH_PRESCALE_G_SIGN GRPH_PRESCALE_B_SIGN DVMM_PAGE_WIDTH DVMM_PAGE_HEIGHT DVMM_MIN_PTE_BEFORE_FLIP DVMM_PTE_REQ_PER_CHUNK DVMM_MAX_PTE_REQ_OUTSTANDING GRPH_DEPTH GRPH_FORMAT GRPH_NUM_BANKS GRPH_BANK_WIDTH GRPH_BANK_HEIGHT GRPH_MACRO_TILE_ASPECT GRPH_TILE_SPLIT GRPH_MICRO_TILE_MODE GRPH_PIPE_CONFIG GRPH_ARRAY_MODE GRPH_COLOR_EXPANSION_MODE GRPH_SW_MODE GRPH_SE_ENABLE GRPH_NUM_SHADER_ENGINES GRPH_NUM_PIPES GRPH_SECONDARY_DFQ_ENABLE GRPH_SURFACE_UPDATE_PENDING GRPH_SURFACE_UPDATE_H_RETRACE_EN GRPH_UPDATE_LOCK PIXEL_DURATION URGENCY_WATERMARK_MASK PSTATE_CHANGE_WATERMARK_MASK NB_PSTATE_CHANGE_WATERMARK_MASK STUTTER_EXIT_SELF_REFRESH_WATERMARK_MASK URGENCY_LOW_WATERMARK URGENCY_HIGH_WATERMARK URGENT_LEVEL_LOW_WATERMARK URGENT_LEVEL_HIGH_WATERMARK NB_PSTATE_CHANGE_ENABLE NB_PSTATE_CHANGE_URGENT_DURING_REQUEST NB_PSTATE_CHANGE_NOT_SELF_REFRESH_DURING_REQUEST NB_PSTATE_CHANGE_WATERMARK PSTATE_CHANGE_ENABLE PSTATE_CHANGE_URGENT_DURING_REQUEST PSTATE_CHANGE_NOT_SELF_REFRESH_DURING_REQUEST PSTATE_CHANGE_WATERMARK STUTTER_ENABLE STUTTER_IGNORE_FBC STUTTER_EXIT_SELF_REFRESH_WATERMARK STUTTER_ENTER_SELF_REFRESH_WATERMARK DMIF_BUFFERS_ALLOCATED DMIF_BUFFERS_ALLOCATION_COMPLETED FB_BASE FB_TOP AGP_BASE AGP_TOP AGP_BOT dce_mem_input_mask dce_mem_input_wa single_head_rdreq_dmif_limit dce_mem_input pte_setting page_width page_height min_pte_before_flip_horiz_scan min_pte_before_flip_vert_scan pte_req_per_chunk param_6 param_7 param_8 mi_bits_per_pixel mi_bpp_8 mi_bpp_16 mi_bpp_32 mi_bpp_64 mi_bpp_count mi_tiling_format mi_tiling_linear mi_tiling_1D mi_tiling_2D mi_tiling_count dce_mi mi_shift mi_mask total_stream_num pix_clk_khz nbp stutter_exit stutter_entry total_dest_line_time_ns stutter_enter wm_select stutter_mark nbp_wm urgency_low_wm urgency_high_wm spread_spectrum_data freq_range_khz modulation_freq_hz delta_sigma_data calc_pll_clock_source_init_data min_pix_clk_pll_post_divider max_pix_clk_pll_post_divider min_pll_ref_divider max_pll_ref_divider min_override_input_pxl_clk_pll_freq_khz max_override_input_pxl_clk_pll_freq_khz num_fract_fb_divider_decimal_point num_fract_fb_divider_decimal_point_precision calc_pll_clock_source ref_freq_khz min_pix_clock_pll_post_divider max_pix_clock_pll_post_divider max_vco_khz min_vco_khz min_pll_input_freq_khz max_pll_input_freq_khz fract_fb_divider_decimal_points_num fract_fb_divider_factor fract_fb_divider_precision fract_fb_divider_precision_factor dce110_clk_src_shift PLL_REF_DIV_SRC DCCG_DEEP_COLOR_CNTL1 PHYPLLA_DCCG_DEEP_COLOR_CNTL PHYPLLA_PIXCLK_DOUBLE_RATE_ENABLE PLL_POST_DIV_PIXCLK PLL_REF_DIV DP_DTO0_PHASE DP_DTO0_MODULO DP_DTO0_ENABLE PIPE0_DTO_SRC_SEL dce110_clk_src_mask dce110_clk_src_regs RESYNC_CNTL PIXCLK_RESYNC_CNTL PLL_CNTL PHASE MODULO PIXEL_RATE_CNTL dce110_clk_src cs_shift dp_ss_params dp_ss_params_cnt hdmi_ss_params hdmi_ss_params_cnt dvi_ss_params dvi_ss_params_cnt lvds_ss_params lvds_ss_params_cnt ext_clk_khz calc_pll calc_pll_hdmi pixel_rate_range_table_entry range_min_khz range_max_khz target_pixel_rate_khz mult_factor div_factor calc_pll_cs as_signal ss_entries_num ref_clk pixel_rate_khz colordepth enable_ycbcr420 ss_data ds_data dce_transform_shift OUT_CLAMP_MIN_B_CB OUT_CLAMP_MAX_B_CB OUT_CLAMP_MIN_G_Y OUT_CLAMP_MAX_G_Y OUT_CLAMP_MIN_R_CR OUT_CLAMP_MAX_R_CR OUT_ROUND_TRUNC_MODE DCP_SPATIAL_DITHER_EN DCP_SPATIAL_DITHER_MODE DCP_SPATIAL_DITHER_DEPTH DCP_FRAME_RANDOM_ENABLE DCP_RGB_RANDOM_ENABLE DCP_HIGHPASS_RANDOM_ENABLE DENORM_MODE INTERLEAVE_EN PIXEL_DEPTH PIXEL_EXPAN_MODE GAMUT_REMAP_C11 GAMUT_REMAP_C12 GAMUT_REMAP_C13 GAMUT_REMAP_C14 GAMUT_REMAP_C21 GAMUT_REMAP_C22 GAMUT_REMAP_C23 GAMUT_REMAP_C24 GAMUT_REMAP_C31 GAMUT_REMAP_C32 GAMUT_REMAP_C33 GAMUT_REMAP_C34 GRPH_GAMUT_REMAP_MODE OUTPUT_CSC_C11 OUTPUT_CSC_C12 OUTPUT_CSC_GRPH_MODE DCP_REGAMMA_MEM_PWR_DIS DCP_LUT_MEM_PWR_DIS REGAMMA_LUT_LIGHT_SLEEP_DIS DCP_LUT_LIGHT_SLEEP_DIS REGAMMA_CNTLA_EXP_REGION_START REGAMMA_CNTLA_EXP_REGION_START_SEGMENT REGAMMA_CNTLA_EXP_REGION_LINEAR_SLOPE REGAMMA_CNTLA_EXP_REGION_END REGAMMA_CNTLA_EXP_REGION_END_BASE REGAMMA_CNTLA_EXP_REGION_END_SLOPE REGAMMA_CNTLA_EXP_REGION0_LUT_OFFSET REGAMMA_CNTLA_EXP_REGION0_NUM_SEGMENTS REGAMMA_CNTLA_EXP_REGION1_LUT_OFFSET REGAMMA_CNTLA_EXP_REGION1_NUM_SEGMENTS DCP_REGAMMA_MEM_PWR_STATE REGAMMA_LUT_MEM_PWR_STATE REGAMMA_LUT_WRITE_EN_MASK GRPH_REGAMMA_MODE SCL_MODE SCL_BYPASS_MODE SCL_PSCL_EN SCL_H_NUM_OF_TAPS SCL_V_NUM_OF_TAPS SCL_BOUNDARY_MODE EXT_OVERSCAN_LEFT EXT_OVERSCAN_RIGHT EXT_OVERSCAN_TOP EXT_OVERSCAN_BOTTOM SCL_COEFF_MEM_PWR_DIS SCL_COEFF_MEM_PWR_STATE SCL_C_RAM_FILTER_TYPE SCL_C_RAM_PHASE SCL_C_RAM_TAP_PAIR_IDX SCL_C_RAM_EVEN_TAP_COEF_EN SCL_C_RAM_EVEN_TAP_COEF SCL_C_RAM_ODD_TAP_COEF_EN SCL_C_RAM_ODD_TAP_COEF VIEWPORT_X_START VIEWPORT_Y_START VIEWPORT_HEIGHT VIEWPORT_WIDTH SCL_H_SCALE_RATIO SCL_V_SCALE_RATIO SCL_H_INIT_INT SCL_H_INIT_FRAC SCL_H_INIT_INT_RGB_Y SCL_H_INIT_FRAC_RGB_Y SCL_H_INIT_INT_CBCR SCL_H_INIT_FRAC_CBCR SCL_V_INIT_INT SCL_V_INIT_FRAC DC_LB_MEMORY_CONFIG DC_LB_MEM_SIZE LB_MEMORY_CONFIG LB_MEMORY_SIZE SCL_V_2TAP_HARDCODE_COEF_EN SCL_H_2TAP_HARDCODE_COEF_EN SCL_V_FILTER_PICK_NEAREST SCL_H_FILTER_PICK_NEAREST SCL_COEF_UPDATE_COMPLETE ALPHA_EN dce_transform_mask dce_transform_registers LB_DATA_FORMAT GAMUT_REMAP_CONTROL GAMUT_REMAP_C11_C12 GAMUT_REMAP_C13_C14 GAMUT_REMAP_C21_C22 GAMUT_REMAP_C23_C24 GAMUT_REMAP_C31_C32 GAMUT_REMAP_C33_C34 OUTPUT_CSC_C11_C12 OUTPUT_CSC_C13_C14 OUTPUT_CSC_C21_C22 OUTPUT_CSC_C23_C24 OUTPUT_CSC_C31_C32 OUTPUT_CSC_C33_C34 OUTPUT_CSC_CONTROL DCFE_MEM_LIGHT_SLEEP_CNTL REGAMMA_CNTLA_START_CNTL REGAMMA_CNTLA_SLOPE_CNTL REGAMMA_CNTLA_END_CNTL1 REGAMMA_CNTLA_END_CNTL2 REGAMMA_CNTLA_REGION_0_1 REGAMMA_CNTLA_REGION_2_3 REGAMMA_CNTLA_REGION_4_5 REGAMMA_CNTLA_REGION_6_7 REGAMMA_CNTLA_REGION_8_9 REGAMMA_CNTLA_REGION_10_11 REGAMMA_CNTLA_REGION_12_13 REGAMMA_CNTLA_REGION_14_15 REGAMMA_LUT_INDEX REGAMMA_LUT_DATA REGAMMA_CONTROL DENORM_CONTROL DCP_SPATIAL_DITHER_CNTL OUT_ROUND_CONTROL OUT_CLAMP_CONTROL_R_CR OUT_CLAMP_CONTROL_G_Y OUT_CLAMP_CONTROL_B_CB SCL_TAP_CONTROL SCL_CONTROL SCL_BYPASS_CONTROL EXT_OVERSCAN_LEFT_RIGHT EXT_OVERSCAN_TOP_BOTTOM SCL_VERT_FILTER_CONTROL SCL_HORZ_FILTER_CONTROL DCFE_MEM_PWR_CTRL DCFE_MEM_PWR_STATUS SCL_COEF_RAM_SELECT SCL_COEF_RAM_TAP_DATA VIEWPORT_START VIEWPORT_SIZE SCL_HORZ_FILTER_SCALE_RATIO SCL_VERT_FILTER_SCALE_RATIO SCL_HORZ_FILTER_INIT SCL_VERT_FILTER_INIT SCL_AUTOMATIC_MODE_CONTROL LB_MEMORY_CTRL SCL_UPDATE SCL_F_SHARP_CONTROL init_int_and_frac fraction scl_ratios_inits h_int_scale_ratio v_int_scale_ratio h_init v_init ram_filter_type FILTER_TYPE_RGB_Y_VERTICAL FILTER_TYPE_CBCR_VERTICAL FILTER_TYPE_RGB_Y_HORIZONTAL FILTER_TYPE_CBCR_HORIZONTAL FILTER_TYPE_ALPHA_VERTICAL FILTER_TYPE_ALPHA_HORIZONTAL dce_transform xfm_shift xfm_mask lb_pixel_depth_supported lb_memory_size lb_bits_per_entry prescaler_on dcp_out_trunc_round_mode DCP_OUT_TRUNC_ROUND_MODE_TRUNCATE DCP_OUT_TRUNC_ROUND_MODE_ROUND dcp_out_trunc_round_depth DCP_OUT_TRUNC_ROUND_DEPTH_14BIT DCP_OUT_TRUNC_ROUND_DEPTH_13BIT DCP_OUT_TRUNC_ROUND_DEPTH_12BIT DCP_OUT_TRUNC_ROUND_DEPTH_11BIT DCP_OUT_TRUNC_ROUND_DEPTH_10BIT DCP_OUT_TRUNC_ROUND_DEPTH_9BIT DCP_OUT_TRUNC_ROUND_DEPTH_8BIT dcp_spatial_dither_mode DCP_SPATIAL_DITHER_MODE_AAAA DCP_SPATIAL_DITHER_MODE_A_AA_A DCP_SPATIAL_DITHER_MODE_AABBAABB DCP_SPATIAL_DITHER_MODE_AABBCCAABBCC DCP_SPATIAL_DITHER_MODE_INVALID dcp_spatial_dither_depth DCP_SPATIAL_DITHER_DEPTH_30BPP DCP_SPATIAL_DITHER_DEPTH_24BPP csc_color_mode CSC_COLOR_MODE_GRAPHICS_BYPASS CSC_COLOR_MODE_GRAPHICS_PREDEFINED CSC_COLOR_MODE_GRAPHICS_OUTPUT_CSC grph_color_adjust_option GRPH_COLOR_MATRIX_HW_DEFAULT GRPH_COLOR_MATRIX_SW xfm_dce default_adjust tbl_entry in_taps coeffs dce_opp_shift FMT_DYNAMIC_EXP_EN FMT_DYNAMIC_EXP_MODE FMT_TRUNCATE_EN FMT_TRUNCATE_DEPTH FMT_TRUNCATE_MODE FMT_SPATIAL_DITHER_EN FMT_SPATIAL_DITHER_DEPTH FMT_SPATIAL_DITHER_MODE FMT_TEMPORAL_DITHER_EN FMT_TEMPORAL_DITHER_RESET FMT_TEMPORAL_DITHER_OFFSET FMT_TEMPORAL_DITHER_DEPTH FMT_TEMPORAL_LEVEL FMT_25FRC_SEL FMT_50FRC_SEL FMT_75FRC_SEL FMT_HIGHPASS_RANDOM_ENABLE FMT_FRAME_RANDOM_ENABLE FMT_RGB_RANDOM_ENABLE FMT_SPATIAL_DITHER_FRAME_COUNTER_MAX FMT_SPATIAL_DITHER_FRAME_COUNTER_BIT_SWAP FMT_STEREOSYNC_OVERRIDE FMT_RAND_R_SEED FMT_RAND_G_SEED FMT_RAND_B_SEED FMT420_MEM0_SOURCE_SEL FMT420_MEM0_PWR_FORCE FMT_SRC_SELECT FMT_420_PIXEL_PHASE_LOCKED_CLEAR FMT_420_PIXEL_PHASE_LOCKED FMT_CLAMP_DATA_EN FMT_CLAMP_COLOR_FORMAT FMT_CLAMP_LOWER_R FMT_CLAMP_UPPER_R FMT_CLAMP_LOWER_G FMT_CLAMP_UPPER_G FMT_CLAMP_LOWER_B FMT_CLAMP_UPPER_B FMT_PIXEL_ENCODING FMT_SUBSAMPLING_ORDER FMT_SUBSAMPLING_MODE FMT_CBCR_BIT_REDUCTION_BYPASS dce_opp_mask dce_opp_registers FMT_DYNAMIC_EXP_CNTL FMT_BIT_DEPTH_CONTROL FMT_CONTROL FMT_DITHER_RAND_R_SEED FMT_DITHER_RAND_G_SEED FMT_DITHER_RAND_B_SEED FMT_TEMPORAL_DITHER_PATTERN_CONTROL FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX CONTROL FMT_CLAMP_CNTL FMT_CLAMP_COMPONENT_R FMT_CLAMP_COMPONENT_G FMT_CLAMP_COMPONENT_B dce110_opp opp_shift opp_mask opp110 fmt_bit_depth color_sp color_dpth dce_dmcu_shift DMCU_IRAM_MEM_PWR_STATE IRAM_HOST_ACCESS_EN IRAM_WR_ADDR_AUTO_INC IRAM_RD_ADDR_AUTO_INC DMCU_ENABLE UC_IN_STOP_MODE UC_IN_RESET MASTER_COMM_CMD_REG_BYTE0 MASTER_COMM_INTERRUPT SLAVE_COMM_INTERRUPT DPHY_RX_FAST_TRAINING_CAPABLE DPHY_LOAD_BS_COUNT STATIC_SCREEN1_INT_TO_UC_EN STATIC_SCREEN2_INT_TO_UC_EN STATIC_SCREEN3_INT_TO_UC_EN STATIC_SCREEN4_INT_TO_UC_EN DP_SEC_GSP0_LINE_NUM DP_SEC_GSP0_PRIORITY DC_SMU_INT_ENABLE dce_dmcu_mask dce_dmcu_registers DMCU_CTRL DMCU_STATUS DMCU_IRAM_WR_CTRL DMCU_IRAM_WR_DATA SLAVE_COMM_DATA_REG1 SLAVE_COMM_DATA_REG2 SLAVE_COMM_DATA_REG3 SLAVE_COMM_CMD_REG SLAVE_COMM_CNTL_REG SMU_INTERRUPT_CONTROL DC_DMCU_SCRATCH DMCUB_SCRATCH15 dce_dmcu dmcu_shift dmcu_mask dp_port_num dcp_sel aux_chan aux_repeat dce_dmcu_psr_config_data_reg1 skip_wait_for_pll_lock smu_phy_id num_of_controllers dce_dmcu_psr_config_data_reg2 dce_dmcu_psr_config_data_reg3 dce_dmcu_psr_config_data_wait_loop_reg1 psr_wait_loop_number wait_loop_number dce_abm_shift ABM1_HG_NUM_OF_BINS_SEL ABM1_HG_VMAX_SEL ABM1_HG_BIN_BITWIDTH_SIZE_SEL ABM1_IPCSC_COEFF_SEL_R ABM1_IPCSC_COEFF_SEL_G ABM1_IPCSC_COEFF_SEL_B BL1_PWM_CURRENT_ABM_LEVEL BL1_PWM_TARGET_ABM_LEVEL BL1_PWM_USER_LEVEL ABM1_LS_MIN_PIXEL_VALUE_THRES ABM1_LS_MAX_PIXEL_VALUE_THRES ABM1_HG_REG_READ_MISSED_FRAME_CLEAR ABM1_LS_REG_READ_MISSED_FRAME_CLEAR ABM1_BL_REG_READ_MISSED_FRAME_CLEAR MASTER_COMM_CMD_REG_BYTE1 MASTER_COMM_CMD_REG_BYTE2 ABM1_HG_BIN_33_40_SHIFT_INDEX ABM1_HG_BIN_33_64_SHIFT_FLAG ABM1_HG_BIN_41_48_SHIFT_INDEX ABM1_HG_BIN_49_56_SHIFT_INDEX ABM1_HG_BIN_57_64_SHIFT_INDEX ABM1_HG_RESULT_DATA ABM1_HG_RESULT_INDEX ABM1_ACE_SLOPE_DATA ABM1_ACE_OFFSET_DATA ABM1_ACE_OFFSET_SLOPE_INDEX ABM1_ACE_THRES_INDEX ABM1_ACE_IGNORE_MASTER_LOCK_EN ABM1_ACE_READBACK_DB_REG_VALUE_EN ABM1_ACE_DBUF_REG_UPDATE_PENDING ABM1_ACE_LOCK ABM1_ACE_THRES_DATA_1 ABM1_ACE_THRES_DATA_2 dce_abm_mask dce_abm_registers DC_ABM1_HG_SAMPLE_RATE DC_ABM1_LS_SAMPLE_RATE BL1_PWM_BL_UPDATE_SAMPLE_RATE DC_ABM1_HG_MISC_CTRL DC_ABM1_IPCSC_COEFF_SEL DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES DC_ABM1_HGLS_REG_READ_PROGRESS DC_ABM1_ACE_OFFSET_SLOPE_0 DC_ABM1_ACE_OFFSET_SLOPE_DATA DC_ABM1_ACE_PWL_CNTL DC_ABM1_HG_BIN_33_40_SHIFT_INDEX DC_ABM1_HG_BIN_33_64_SHIFT_FLAG DC_ABM1_HG_BIN_41_48_SHIFT_INDEX DC_ABM1_HG_BIN_49_56_SHIFT_INDEX DC_ABM1_HG_BIN_57_64_SHIFT_INDEX DC_ABM1_HG_RESULT_DATA DC_ABM1_HG_RESULT_INDEX DC_ABM1_ACE_THRES_DATA DC_ABM1_ACE_THRES_12 BIOS_SCRATCH_2 dce_abm abm_shift abm_mask user_level abm_dce panel_id ipp_funcs ipp_cursor_set_position ipp_cursor_set_attributes ipp_program_prescale ipp_destroy ipp_prescale_mode IPP_PRESCALE_MODE_BYPASS IPP_PRESCALE_MODE_FIXED_SIGNED IPP_PRESCALE_MODE_FLOAT_SIGNED IPP_PRESCALE_MODE_FIXED_UNSIGNED IPP_PRESCALE_MODE_FLOAT_UNSIGNED ipp_prescale_params dce_ipp_shift CURSOR_UPDATE_LOCK CURSOR_EN CURSOR_X_POSITION CURSOR_Y_POSITION CURSOR_HOT_SPOT_X CURSOR_HOT_SPOT_Y CURSOR_MODE CURSOR_2X_MAGNIFY CUR_INV_TRANS_CLAMP CUR_COLOR1_BLUE CUR_COLOR1_GREEN CUR_COLOR1_RED CUR_COLOR2_BLUE CUR_COLOR2_GREEN CUR_COLOR2_RED CURSOR_WIDTH CURSOR_HEIGHT CURSOR_SURFACE_ADDRESS_HIGH CURSOR_SURFACE_ADDRESS GRPH_PRESCALE_BYPASS GRPH_PRESCALE_SCALE_R GRPH_PRESCALE_BIAS_R GRPH_PRESCALE_SCALE_G GRPH_PRESCALE_BIAS_G GRPH_PRESCALE_SCALE_B GRPH_PRESCALE_BIAS_B GRPH_INPUT_GAMMA_MODE DC_LUT_WRITE_EN_MASK DC_LUT_RW_MODE DC_LUT_DATA_R_FORMAT DC_LUT_DATA_G_FORMAT DC_LUT_DATA_B_FORMAT DC_LUT_RW_INDEX DC_LUT_SEQ_COLOR GRPH_DEGAMMA_MODE CURSOR_DEGAMMA_MODE CURSOR2_DEGAMMA_MODE dce_ipp_mask dce_ipp_registers CUR_UPDATE CUR_CONTROL CUR_POSITION CUR_HOT_SPOT CUR_COLOR1 CUR_COLOR2 CUR_SIZE CUR_SURFACE_ADDRESS_HIGH CUR_SURFACE_ADDRESS PRESCALE_VALUES_GRPH_R PRESCALE_VALUES_GRPH_G PRESCALE_VALUES_GRPH_B INPUT_GAMMA_CONTROL DC_LUT_CONTROL DEGAMMA_CONTROL dce_ipp ipp_shift ipp_mask ipp_dce aux_transaction_type AUX_TRANSACTION_TYPE_DP AUX_TRANSACTION_TYPE_I2C i2caux_transaction_action I2CAUX_TRANSACTION_ACTION_I2C_WRITE I2CAUX_TRANSACTION_ACTION_I2C_READ I2CAUX_TRANSACTION_ACTION_I2C_STATUS_REQUEST I2CAUX_TRANSACTION_ACTION_I2C_WRITE_MOT I2CAUX_TRANSACTION_ACTION_I2C_READ_MOT I2CAUX_TRANSACTION_ACTION_I2C_STATUS_REQUEST_MOT I2CAUX_TRANSACTION_ACTION_DP_WRITE I2CAUX_TRANSACTION_ACTION_DP_READ aux_request_transaction_data aux_transaction_reply AUX_TRANSACTION_REPLY_AUX_ACK AUX_TRANSACTION_REPLY_AUX_NACK AUX_TRANSACTION_REPLY_AUX_DEFER AUX_TRANSACTION_REPLY_I2C_OVER_AUX_NACK AUX_TRANSACTION_REPLY_I2C_OVER_AUX_DEFER AUX_TRANSACTION_REPLY_I2C_ACK AUX_TRANSACTION_REPLY_I2C_NACK AUX_TRANSACTION_REPLY_I2C_DEFER AUX_TRANSACTION_REPLY_HPD_DISCON AUX_TRANSACTION_REPLY_INVALID aux_reply_transaction_data gpio_result GPIO_RESULT_OK GPIO_RESULT_NULL_HANDLE GPIO_RESULT_INVALID_DATA GPIO_RESULT_DEVICE_BUSY GPIO_RESULT_OPEN_FAILED GPIO_RESULT_ALREADY_OPENED GPIO_RESULT_NON_SPECIFIC_ERROR gpio_ddc_config_type GPIO_DDC_CONFIG_TYPE_MODE_AUX GPIO_DDC_CONFIG_TYPE_MODE_I2C GPIO_DDC_CONFIG_TYPE_POLL_FOR_CONNECT GPIO_DDC_CONFIG_TYPE_POLL_FOR_DISCONNECT GPIO_DDC_CONFIG_TYPE_DISABLE_POLLING max_defer_write_retry acquire_reset i2caux_transaction_operation I2CAUX_TRANSACTION_READ I2CAUX_TRANSACTION_WRITE i2caux_transaction_address_space I2CAUX_TRANSACTION_ADDRESS_SPACE_I2C I2CAUX_TRANSACTION_ADDRESS_SPACE_DPCD i2caux_transaction_payload i2caux_transaction_status I2CAUX_TRANSACTION_STATUS_UNKNOWN I2CAUX_TRANSACTION_STATUS_SUCCEEDED I2CAUX_TRANSACTION_STATUS_FAILED_CHANNEL_BUSY I2CAUX_TRANSACTION_STATUS_FAILED_TIMEOUT I2CAUX_TRANSACTION_STATUS_FAILED_PROTOCOL_ERROR I2CAUX_TRANSACTION_STATUS_FAILED_NACK I2CAUX_TRANSACTION_STATUS_FAILED_INCOMPLETE I2CAUX_TRANSACTION_STATUS_FAILED_OPERATION I2CAUX_TRANSACTION_STATUS_FAILED_INVALID_OPERATION I2CAUX_TRANSACTION_STATUS_FAILED_BUFFER_OVERFLOW I2CAUX_TRANSACTION_STATUS_FAILED_HPD_DISCON i2caux_transaction_request ALLOW_AUX_WHEN_HPD_LOW aux_engine aux_engine_funcs configure_timeout acquire_engine submit_channel_request process_channel_reply read_channel_reply get_channel_status is_engine_available submit_request release_engine destroy_engine dce110_aux_registers AUX_ARB_CONTROL AUX_SW_DATA AUX_SW_CONTROL AUX_INTERRUPT_CONTROL AUX_SW_STATUS AUXN_IMPCAL AUXP_IMPCAL AUX_RESET_MASK AUX_TIMEOUT_PERIOD SW_AUX_TIMEOUT_PERIOD_MULTIPLIER dce_aux_funcs dce110_aux_registers_mask AUX_EN AUX_RESET AUX_RESET_DONE AUX_REG_RW_CNTL_STATUS AUX_SW_USE_AUX_REG_REQ AUX_SW_DONE_USING_AUX_REG AUX_SW_AUTOINCREMENT_DISABLE AUX_SW_DATA_RW AUX_SW_INDEX AUX_SW_GO AUX_SW_REPLY_BYTE_COUNT AUX_SW_DONE AUX_SW_DONE_ACK AUXN_IMPCAL_ENABLE AUXP_IMPCAL_ENABLE AUXN_IMPCAL_OVERRIDE_ENABLE AUXP_IMPCAL_OVERRIDE_ENABLE AUX_RX_TIMEOUT_LEN AUX_RX_TIMEOUT_LEN_MUL AUXN_CALOUT_ERROR_AK AUXP_CALOUT_ERROR_AK AUX_SW_START_DELAY AUX_SW_WR_BYTES dce110_aux_registers_shift aux_arb_control aux_sw_data aux_sw_control aux_interrupt_control aux_dphy_rx_control1 aux_dphy_rx_control0 aux_sw_status aux_engine_dce110 polling_timeout_period aux_engine110 timeout_period is_ext_aux_timeout_configurable timeout_in_us reply_result sw_status engine_keep_power_up_count transaction_count buffer_used_bytes buffer_used_write reference_frequency default_speed setup_limit send_reset_length clock_delay dce_i2c_shift DC_I2C_DDC1_ENABLE DC_I2C_DDC1_TIME_LIMIT DC_I2C_DDC1_DATA_DRIVE_EN DC_I2C_DDC1_CLK_DRIVE_EN DC_I2C_DDC1_DATA_DRIVE_SEL DC_I2C_DDC1_INTRA_TRANSACTION_DELAY DC_I2C_DDC1_INTRA_BYTE_DELAY DC_I2C_DDC1_HW_STATUS DC_I2C_SW_DONE_USING_I2C_REG DC_I2C_SW_USE_I2C_REG_REQ DC_I2C_NO_QUEUED_SW_GO DC_I2C_SW_PRIORITY DC_I2C_SOFT_RESET DC_I2C_SW_STATUS_RESET DC_I2C_GO DC_I2C_SEND_RESET DC_I2C_TRANSACTION_COUNT DC_I2C_DDC_SELECT DC_I2C_DDC1_PRESCALE DC_I2C_DDC1_THRESHOLD DC_I2C_DDC1_START_STOP_TIMING_CNTL DC_I2C_SW_STOPPED_ON_NACK DC_I2C_SW_TIMEOUT DC_I2C_SW_ABORTED DC_I2C_SW_DONE DC_I2C_SW_STATUS DC_I2C_STOP_ON_NACK0 DC_I2C_START0 DC_I2C_RW0 DC_I2C_STOP0 DC_I2C_COUNT0 DC_I2C_DATA_RW DC_I2C_DATA DC_I2C_INDEX DC_I2C_INDEX_WRITE XTAL_REF_DIV MICROSECOND_TIME_BASE_DIV DC_I2C_DDC1_SEND_RESET_LENGTH DC_I2C_REG_RW_CNTL_STATUS I2C_LIGHT_SLEEP_FORCE I2C_MEM_PWR_STATE DC_I2C_DDC1_CLK_EN dce_i2c_mask dce_i2c_registers SETUP SPEED HW_STATUS DC_I2C_ARBITRATION DC_I2C_CONTROL DC_I2C_TRANSACTION0 DC_I2C_TRANSACTION1 DC_I2C_TRANSACTION2 DC_I2C_TRANSACTION3 DIO_MEM_PWR_CTRL DIO_MEM_PWR_STATUS gpio_ddc_line GPIO_DDC_LINE_UNKNOWN GPIO_DDC_LINE_DDC1 GPIO_DDC_LINE_DDC2 GPIO_DDC_LINE_DDC3 GPIO_DDC_LINE_DDC4 GPIO_DDC_LINE_DDC5 GPIO_DDC_LINE_DDC6 GPIO_DDC_LINE_DDC_VGA GPIO_DDC_LINE_VIP_PAD GPIO_DDC_LINE_I2C_PAD GPIO_DDC_LINE_COUNT GPIO_DDC_LINE_MIN GPIO_DDC_LINE_MAX dc_i2c_status DC_I2C_STATUS__DC_I2C_STATUS_IDLE DC_I2C_STATUS__DC_I2C_STATUS_USED_BY_SW DC_I2C_STATUS__DC_I2C_STATUS_USED_BY_HW DC_I2C_REG_RW_CNTL_STATUS_DMCU_ONLY i2c_channel_operation_result I2C_CHANNEL_OPERATION_SUCCEEDED I2C_CHANNEL_OPERATION_FAILED I2C_CHANNEL_OPERATION_NOT_GRANTED I2C_CHANNEL_OPERATION_IS_BUSY I2C_CHANNEL_OPERATION_NO_HANDLE_PROVIDED I2C_CHANNEL_OPERATION_CHANNEL_IN_USE I2C_CHANNEL_OPERATION_CHANNEL_CLIENT_MAX_ALLOWED I2C_CHANNEL_OPERATION_ENGINE_BUSY I2C_CHANNEL_OPERATION_TIMEOUT I2C_CHANNEL_OPERATION_NO_RESPONSE I2C_CHANNEL_OPERATION_HW_REQUEST_I2C_BUS I2C_CHANNEL_OPERATION_WRONG_PARAMETER I2C_CHANNEL_OPERATION_OUT_NB_OF_RETRIES I2C_CHANNEL_OPERATION_NOT_STARTED dce_i2c_transaction_action DCE_I2C_TRANSACTION_ACTION_I2C_WRITE DCE_I2C_TRANSACTION_ACTION_I2C_READ DCE_I2C_TRANSACTION_ACTION_I2C_STATUS_REQUEST DCE_I2C_TRANSACTION_ACTION_I2C_WRITE_MOT DCE_I2C_TRANSACTION_ACTION_I2C_READ_MOT DCE_I2C_TRANSACTION_ACTION_I2C_STATUS_REQUEST_MOT DCE_I2C_TRANSACTION_ACTION_DP_WRITE DCE_I2C_TRANSACTION_ACTION_DP_READ I2C_SETUP_TIME_LIMIT_DCE I2C_SETUP_TIME_LIMIT_DCN I2C_HW_BUFFER_SIZE_DCE100 I2C_HW_BUFFER_SIZE_DCE I2C_SEND_RESET_LENGTH_9 I2C_SEND_RESET_LENGTH_10 DEFAULT_I2C_HW_SPEED DEFAULT_I2C_HW_SPEED_100KHZ TRANSACTION_TIMEOUT_IN_I2C_CLOCKS i2c_request_transaction_data DCE_I2C_DEFAULT_I2C_SW_SPEED I2C_SW_RETRIES I2C_SW_TIMEOUT_DELAY ddc_handle clock_delay_div_4 dmub_cmd_psr_type DMUB_CMD__PSR_SET_VERSION DMUB_CMD__PSR_COPY_SETTINGS DMUB_CMD__PSR_ENABLE DMUB_CMD__PSR_DISABLE DMUB_CMD__PSR_SET_LEVEL DMUB_CMD__PSR_FORCE_STATIC DMUB_CMD__SET_SINK_VTOTAL_IN_PSR_ACTIVE DMUB_CMD__SET_PSR_POWER_OPT dmub_psr_funcs psr_get_state psr_get_residency psr_set_sink_vtotal_in_psr_active pData stream_inst dmub_cmd_abm_type DMUB_CMD__ABM_INIT_CONFIG DMUB_CMD__ABM_SET_PIPE DMUB_CMD__ABM_SET_BACKLIGHT DMUB_CMD__ABM_SET_LEVEL DMUB_CMD__ABM_SET_AMBIENT_LEVEL DMUB_CMD__ABM_SET_PWM_FRAC DMUB_CMD__ABM_PAUSE DMUB_CMD__ABM_SAVE_RESTORE DMUB_CMD__ABM_QUERY_CAPS DMUB_CMD__ABM_SET_EVENT DMUB_CMD__ABM_GET_ACE_CURVE scaling_enable scaling_strength_map dce_panel_cntl_shift LVTMA_BLON LVTMA_BLON_OVRD LVTMA_DIGON LVTMA_DIGON_OVRD LVTMA_PWRSEQ_TARGET_STATE LVTMA_PWRSEQ_TARGET_STATE_R BL_PWM_REF_DIV BL_PWM_EN BL_ACTIVE_INT_FRAC_CNT BL_PWM_FRACTIONAL_EN BL_PWM_PERIOD BL_PWM_PERIOD_BITCNT BL_PWM_GRP1_IGNORE_MASTER_LOCK_EN BL_PWM_GRP1_REG_LOCK BL_PWM_GRP1_REG_UPDATE_PENDING dce_panel_cntl_mask dce_panel_cntl_registers PWRSEQ_CNTL PWRSEQ_STATE PWRSEQ_REF_DIV dce_panel_cntl hw_lock_cmd dmub_cmd_replay_type DMUB_CMD__REPLAY_COPY_SETTINGS DMUB_CMD__REPLAY_ENABLE DMUB_CMD__SET_REPLAY_POWER_OPT DMUB_CMD__REPLAY_SET_COASTING_VTOTAL DMUB_CMD__REPLAY_SET_POWER_OPT_AND_COASTING_VTOTAL DMUB_CMD__REPLAY_SET_TIMING_SYNC_SUPPORTED DMUB_CMD__REPLAY_SET_RESIDENCY_FRAMEUPDATE_TIMER DMUB_CMD__REPLAY_SET_PSEUDO_VTOTAL DMUB_CMD__REPLAY_DISABLED_ADAPTIVE_SYNC_SDP DMUB_CMD__REPLAY_SET_GENERAL_CMD REPLAY_DISABLE REPLAY_ENABLE replay_context dmub_replay_funcs replay_get_state replay_send_cmd replay_residency cmd_element is_start sync_source SYNC_SOURCE_NONE SYNC_SOURCE_CONTROLLER0 SYNC_SOURCE_CONTROLLER1 SYNC_SOURCE_CONTROLLER2 SYNC_SOURCE_CONTROLLER3 SYNC_SOURCE_CONTROLLER4 SYNC_SOURCE_CONTROLLER5 SYNC_SOURCE_GSL_GROUP0 SYNC_SOURCE_GSL_GROUP1 SYNC_SOURCE_GSL_GROUP2 SYNC_SOURCE_GSL_IO_FIRST SYNC_SOURCE_GSL_IO_GENLOCK_CLOCK SYNC_SOURCE_GSL_IO_GENLOCK_VSYNC SYNC_SOURCE_GSL_IO_SWAPLOCK_A SYNC_SOURCE_GSL_IO_SWAPLOCK_B SYNC_SOURCE_GSL_IO_LAST SYNC_SOURCE_IO_FIRST SYNC_SOURCE_IO_GENERIC_A SYNC_SOURCE_IO_GENERIC_B SYNC_SOURCE_IO_GENERIC_C SYNC_SOURCE_IO_GENERIC_D SYNC_SOURCE_IO_GENERIC_E SYNC_SOURCE_IO_GENERIC_F SYNC_SOURCE_IO_HPD1 SYNC_SOURCE_IO_HPD2 SYNC_SOURCE_IO_HSYNC_A SYNC_SOURCE_IO_VSYNC_A SYNC_SOURCE_IO_HSYNC_B SYNC_SOURCE_IO_VSYNC_B SYNC_SOURCE_IO_LAST SYNC_SOURCE_DUAL_GPU_PIN factory busyness gpio_generic GPIO_GENERIC_UNKNOWN GPIO_GENERIC_A GPIO_GENERIC_B GPIO_GENERIC_C GPIO_GENERIC_D GPIO_GENERIC_E GPIO_GENERIC_F GPIO_GENERIC_G GPIO_GENERIC_COUNT GPIO_GENERIC_MIN GPIO_GENERIC_MAX gpio_hpd GPIO_HPD_UNKNOWN GPIO_HPD_1 GPIO_HPD_2 GPIO_HPD_3 GPIO_HPD_4 GPIO_HPD_5 GPIO_HPD_6 GPIO_HPD_COUNT GPIO_HPD_MIN GPIO_HPD_MAX gpio_sync GPIO_SYNC_UNKNOWN GPIO_SYNC_HSYNC_A GPIO_SYNC_VSYNC_A GPIO_SYNC_HSYNC_B GPIO_SYNC_VSYNC_B GPIO_SYNC_COUNT GPIO_SYNC_MIN GPIO_SYNC_MAX gpio_gsl GPIO_GSL_UNKNOWN GPIO_GSL_GENLOCK_CLOCK GPIO_GSL_GENLOCK_VSYNC GPIO_GSL_SWAPLOCK_A GPIO_GSL_SWAPLOCK_B GPIO_GSL_COUNT GPIO_GSL_MIN GPIO_GSL_MAX gpio_signal_source GPIO_SIGNAL_SOURCE_UNKNOWN GPIO_SIGNAL_SOURCE_DACA_STEREO_SYNC GPIO_SIGNAL_SOURCE_PASS_THROUGH_STEREO_SYNC GPIO_SIGNAL_SOURCE_DACB_STEREO_SYNC GPIO_SIGNAL_SOURCE_DACA_HSYNC GPIO_SIGNAL_SOURCE_DACB_HSYNC GPIO_SIGNAL_SOURCE_DACA_VSYNC GPIO_SIGNAL_SOURCE_DACB_VSYNC gpio_stereo_source GPIO_STEREO_SOURCE_UNKNOWN GPIO_STEREO_SOURCE_D1 GPIO_STEREO_SOURCE_D2 GPIO_STEREO_SOURCE_D3 GPIO_STEREO_SOURCE_D4 GPIO_STEREO_SOURCE_D5 GPIO_STEREO_SOURCE_D6 gpio_config_type GPIO_CONFIG_TYPE_NONE GPIO_CONFIG_TYPE_DDC GPIO_CONFIG_TYPE_HPD GPIO_CONFIG_TYPE_GENERIC_MUX GPIO_CONFIG_TYPE_GSL_MUX GPIO_CONFIG_TYPE_I2C_AUX_DUAL_MODE gpio_ddc_config data_en_bit_present clock_en_bit_present gpio_hpd_config delay_on_connect delay_on_disconnect gpio_generic_mux_config enable_output_from_mux mux_select stereo_select gpio_gsl_mux_config_type GPIO_GSL_MUX_CONFIG_TYPE_DISABLE GPIO_GSL_MUX_CONFIG_TYPE_TIMING_SYNC GPIO_GSL_MUX_CONFIG_TYPE_FLIP_SYNC gpio_gsl_mux_config generic_mux gsl_mux gpio_config_data hw_gpio_pin_funcs set_value hw_translate_funcs offset_to_id id_to_offset hw_translate hw_factory_funcs init_ddc_data init_generic init_hpd get_hpd_pin get_ddc_pin get_generic_pin define_hpd_registers define_ddc_registers define_generic_registers hw_factory number_of_pins pin_info gpio_registers MASK_reg MASK_mask MASK_shift A_reg A_mask A_shift EN_reg EN_mask EN_shift Y_reg Y_mask Y_shift hw_gpio mux_supported hpd_registers int_status toggle_filt_cntl hpd_sh_mask DC_HPD_SENSE_DELAYED DC_HPD_SENSE DC_HPD_CONNECT_INT_DELAY DC_HPD_DISCONNECT_INT_DELAY ddc_registers ddc_setup phy_aux_cntl dc_gpio_aux_ctrl_5 ddc_sh_mask DC_I2C_DDC1_EDID_DETECT_ENABLE DC_I2C_DDC1_EDID_DETECT_MODE DC_GPIO_DDC1DATA_PD_EN DC_GPIO_DDC1CLK_PD_EN AUX_PAD1_MODE DC_GPIO_SDA_PD_DIS DC_GPIO_SCL_PD_DIS AUX_PAD_RXSEL DDC_PAD_I2CMODE generic_registers generic_sh_mask GENERIC_EN GENERIC_SEL gpio_gpio_pad GPIO_GPIO_PAD_UNKNOWN GPIO_GPIO_PAD_0 GPIO_GPIO_PAD_1 GPIO_GPIO_PAD_2 GPIO_GPIO_PAD_3 GPIO_GPIO_PAD_4 GPIO_GPIO_PAD_5 GPIO_GPIO_PAD_6 GPIO_GPIO_PAD_7 GPIO_GPIO_PAD_8 GPIO_GPIO_PAD_9 GPIO_GPIO_PAD_10 GPIO_GPIO_PAD_11 GPIO_GPIO_PAD_12 GPIO_GPIO_PAD_13 GPIO_GPIO_PAD_14 GPIO_GPIO_PAD_15 GPIO_GPIO_PAD_16 GPIO_GPIO_PAD_17 GPIO_GPIO_PAD_18 GPIO_GPIO_PAD_19 GPIO_GPIO_PAD_20 GPIO_GPIO_PAD_21 GPIO_GPIO_PAD_22 GPIO_GPIO_PAD_23 GPIO_GPIO_PAD_24 GPIO_GPIO_PAD_25 GPIO_GPIO_PAD_26 GPIO_GPIO_PAD_27 GPIO_GPIO_PAD_28 GPIO_GPIO_PAD_29 GPIO_GPIO_PAD_30 GPIO_GPIO_PAD_COUNT GPIO_GPIO_PAD_MIN GPIO_GPIO_PAD_MAX DCFE_CLOCK_CONTROL DCFEV_CLOCK_CONTROL DC_MEM_GLOBAL_PWR_REQ_CNTL BLND_V_UPDATE_LOCK BLND_CONTROL BLNDV_CONTROL CRTC_H_BLANK_START_END PHYPLL_PIXEL_RATE_CNTL REFCLK_CNTL DCHUBBUB_GLOBAL_TIMER_CNTL DCHUBBUB_SDPIF_FB_BASE DCHUBBUB_SDPIF_FB_OFFSET DCHUBBUB_SDPIF_AGP_BASE DCHUBBUB_SDPIF_AGP_BOT DCHUBBUB_SDPIF_AGP_TOP DC_IP_REQUEST_CNTL DOMAIN0_PG_CONFIG DOMAIN1_PG_CONFIG DOMAIN2_PG_CONFIG DOMAIN3_PG_CONFIG DOMAIN4_PG_CONFIG DOMAIN5_PG_CONFIG DOMAIN6_PG_CONFIG DOMAIN7_PG_CONFIG DOMAIN8_PG_CONFIG DOMAIN9_PG_CONFIG DOMAIN10_PG_CONFIG DOMAIN11_PG_CONFIG DOMAIN16_PG_CONFIG DOMAIN17_PG_CONFIG DOMAIN18_PG_CONFIG DOMAIN19_PG_CONFIG DOMAIN20_PG_CONFIG DOMAIN21_PG_CONFIG DOMAIN0_PG_STATUS DOMAIN1_PG_STATUS DOMAIN2_PG_STATUS DOMAIN3_PG_STATUS DOMAIN4_PG_STATUS DOMAIN5_PG_STATUS DOMAIN6_PG_STATUS DOMAIN7_PG_STATUS DOMAIN8_PG_STATUS DOMAIN9_PG_STATUS DOMAIN10_PG_STATUS DOMAIN11_PG_STATUS DOMAIN16_PG_STATUS DOMAIN17_PG_STATUS DOMAIN18_PG_STATUS DOMAIN19_PG_STATUS DOMAIN20_PG_STATUS DOMAIN21_PG_STATUS DCCG_GATE_DISABLE_CNTL DCCG_GATE_DISABLE_CNTL2 DCFCLK_CNTL MILLISECOND_TIME_BASE_DIV DISPCLK_FREQ_CHANGE_CNTL RBBMIF_TIMEOUT_DIS RBBMIF_TIMEOUT_DIS_2 DCHUBBUB_CRC_CTRL DPP_TOP0_DPP_CRC_CTRL DPP_TOP0_DPP_CRC_VAL_R_G DPP_TOP0_DPP_CRC_VAL_B_A DPP_TOP0_DPP_CRC_VAL_R DPP_TOP0_DPP_CRC_VAL_G DPP_TOP0_DPP_CRC_VAL_B DPP_TOP0_DPP_CRC_VAL_A MPC_CRC_CTRL MPC_CRC_RESULT_GB MPC_CRC_RESULT_C MPC_CRC_RESULT_AR MPC_CRC_RESULT_R MPC_CRC_RESULT_G MPC_CRC_RESULT_B MPC_CRC_RESULT_A D1VGA_CONTROL D2VGA_CONTROL D3VGA_CONTROL D4VGA_CONTROL D5VGA_CONTROL D6VGA_CONTROL VGA_TEST_CONTROL VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32 VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32 VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32 VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32 VM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32 VM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32 VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32 VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32 MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB MC_VM_SYSTEM_APERTURE_LOW_ADDR MC_VM_SYSTEM_APERTURE_HIGH_ADDR MC_VM_XGMI_LFB_CNTL AZALIA_AUDIO_DTO AZALIA_CONTROLLER_CLOCK_GATING MC_VM_FB_LOCATION_BASE MC_VM_FB_LOCATION_TOP MC_VM_FB_OFFSET MMHUBBUB_MEM_PWR_CNTL HPO_TOP_CLOCK_CONTROL ODM_MEM_PWR_CTRL3 DCHUBBUB_ARB_HOSTVM_CNTL HPO_TOP_HW_CONTROL DMU_CLK_CNTL DCCG_GATE_DISABLE_CNTL4 DCCG_GATE_DISABLE_CNTL5 DOMAIN22_PG_CONFIG DOMAIN23_PG_CONFIG DOMAIN24_PG_CONFIG DOMAIN25_PG_CONFIG DOMAIN22_PG_STATUS DOMAIN23_PG_STATUS DOMAIN24_PG_STATUS DOMAIN25_PG_STATUS DCFE_CLOCK_ENABLE DCFEV_CLOCK_ENABLE DC_MEM_GLOBAL_PWR_REQ_DIS BLND_DCP_GRPH_V_UPDATE_LOCK BLND_SCL_V_UPDATE_LOCK BLND_DCP_GRPH_SURF_V_UPDATE_LOCK BLND_BLND_V_UPDATE_LOCK BLND_V_UPDATE_LOCK_MODE BLND_FEEDTHROUGH_EN BLND_ALPHA_MODE BLND_MODE BLND_MULTIPLIED_MODE PIXEL_RATE_SOURCE PHYPLL_PIXEL_RATE_SOURCE PIXEL_RATE_PLL_SOURCE PAGE_DIRECTORY_ENTRY_HI32 PAGE_DIRECTORY_ENTRY_LO32 LOGICAL_PAGE_NUMBER_HI4 LOGICAL_PAGE_NUMBER_LO32 PHYSICAL_PAGE_ADDR_HI4 PHYSICAL_PAGE_ADDR_LO32 PHYSICAL_PAGE_NUMBER_MSB PHYSICAL_PAGE_NUMBER_LSB LOGICAL_ADDR PF_LFB_REGION PF_MAX_REGION ENABLE_L1_TLB SYSTEM_ACCESS_MODE HUBP_VTG_SEL HUBP_CLOCK_ENABLE DPP_CLOCK_ENABLE SDPIF_FB_BASE SDPIF_FB_OFFSET SDPIF_AGP_BASE SDPIF_AGP_BOT SDPIF_AGP_TOP FB_OFFSET DCHUBBUB_GLOBAL_TIMER_ENABLE OPP_PIPE_CLOCK_EN IP_REQUEST_EN DOMAIN0_POWER_FORCEON DOMAIN0_POWER_GATE DOMAIN1_POWER_FORCEON DOMAIN1_POWER_GATE DOMAIN2_POWER_FORCEON DOMAIN2_POWER_GATE DOMAIN3_POWER_FORCEON DOMAIN3_POWER_GATE DOMAIN4_POWER_FORCEON DOMAIN4_POWER_GATE DOMAIN5_POWER_FORCEON DOMAIN5_POWER_GATE DOMAIN6_POWER_FORCEON DOMAIN6_POWER_GATE DOMAIN7_POWER_FORCEON DOMAIN7_POWER_GATE DOMAIN8_POWER_FORCEON DOMAIN8_POWER_GATE DOMAIN9_POWER_FORCEON DOMAIN9_POWER_GATE DOMAIN10_POWER_FORCEON DOMAIN10_POWER_GATE DOMAIN11_POWER_FORCEON DOMAIN11_POWER_GATE DOMAIN16_POWER_FORCEON DOMAIN16_POWER_GATE DOMAIN17_POWER_FORCEON DOMAIN17_POWER_GATE DOMAIN18_POWER_FORCEON DOMAIN18_POWER_GATE DOMAIN19_POWER_FORCEON DOMAIN19_POWER_GATE DOMAIN20_POWER_FORCEON DOMAIN20_POWER_GATE DOMAIN21_POWER_FORCEON DOMAIN21_POWER_GATE DOMAIN0_PGFSM_PWR_STATUS DOMAIN1_PGFSM_PWR_STATUS DOMAIN2_PGFSM_PWR_STATUS DOMAIN3_PGFSM_PWR_STATUS DOMAIN4_PGFSM_PWR_STATUS DOMAIN5_PGFSM_PWR_STATUS DOMAIN6_PGFSM_PWR_STATUS DOMAIN7_PGFSM_PWR_STATUS DOMAIN8_PGFSM_PWR_STATUS DOMAIN9_PGFSM_PWR_STATUS DOMAIN10_PGFSM_PWR_STATUS DOMAIN11_PGFSM_PWR_STATUS DOMAIN16_PGFSM_PWR_STATUS DOMAIN17_PGFSM_PWR_STATUS DOMAIN18_PGFSM_PWR_STATUS DOMAIN19_PGFSM_PWR_STATUS DOMAIN20_PGFSM_PWR_STATUS DOMAIN21_PGFSM_PWR_STATUS DCFCLK_GATE_DIS DCHUBBUB_GLOBAL_TIMER_REFDIV VGA_TEST_ENABLE VGA_TEST_RENDER_START D1VGA_MODE_ENABLE D2VGA_MODE_ENABLE D3VGA_MODE_ENABLE D4VGA_MODE_ENABLE AZALIA_AUDIO_DTO_MODULE ODM_MEM_UNASSIGNED_PWR_MODE ODM_MEM_VBLANK_PWR_MODE DMCU_ERAM_MEM_PWR_FORCE VGA_MEM_PWR_FORCE HPO_HDMISTREAMCLK_GATE_DIS PANEL_BLON PANEL_DIGON PANEL_DIGON_OVRD PANEL_PWRSEQ_TARGET_STATE_R DOMAIN_POWER_FORCEON DOMAIN_POWER_GATE DOMAIN_PGFSM_PWR_STATUS HPO_HDMISTREAMCLK_G_GATE_DIS DISABLE_HOSTVM_FORCE_ALLOW_PSTATE HPO_IO_EN DISPCLK_R_DMU_GATE_DIS DISPCLK_G_RBBMIF_GATE_DIS RBBMIF_FGCG_REP_DIS IHC_FGCG_REP_DIS DPREFCLK_ALLOW_DS_CLKSTOP DISPCLK_ALLOW_DS_CLKSTOP DPPCLK_ALLOW_DS_CLKSTOP DTBCLK_ALLOW_DS_CLKSTOP DCFCLK_ALLOW_DS_CLKSTOP DPIACLK_ALLOW_DS_CLKSTOP LONO_FGCG_REP_DIS LONO_DISPCLK_GATE_DISABLE LONO_SOCCLK_GATE_DISABLE LONO_DMCUBCLK_GATE_DISABLE SYMCLKA_FE_GATE_DISABLE SYMCLKB_FE_GATE_DISABLE SYMCLKC_FE_GATE_DISABLE SYMCLKD_FE_GATE_DISABLE SYMCLKE_FE_GATE_DISABLE HDMICHARCLK0_GATE_DISABLE SYMCLKA_GATE_DISABLE SYMCLKB_GATE_DISABLE SYMCLKC_GATE_DISABLE SYMCLKD_GATE_DISABLE SYMCLKE_GATE_DISABLE PHYASYMCLK_ROOT_GATE_DISABLE PHYBSYMCLK_ROOT_GATE_DISABLE PHYCSYMCLK_ROOT_GATE_DISABLE PHYDSYMCLK_ROOT_GATE_DISABLE PHYESYMCLK_ROOT_GATE_DISABLE DTBCLK_P0_GATE_DISABLE DTBCLK_P1_GATE_DISABLE DTBCLK_P2_GATE_DISABLE DTBCLK_P3_GATE_DISABLE DPSTREAMCLK0_GATE_DISABLE DPSTREAMCLK1_GATE_DISABLE DPSTREAMCLK2_GATE_DISABLE DPSTREAMCLK3_GATE_DISABLE DPIASYMCLK0_GATE_DISABLE DPIASYMCLK1_GATE_DISABLE DPIASYMCLK2_GATE_DISABLE DPIASYMCLK3_GATE_DISABLE DOMAIN22_POWER_FORCEON DOMAIN22_POWER_GATE DOMAIN23_POWER_FORCEON DOMAIN23_POWER_GATE DOMAIN24_POWER_FORCEON DOMAIN24_POWER_GATE DOMAIN25_POWER_FORCEON DOMAIN25_POWER_GATE DOMAIN22_PGFSM_PWR_STATUS DOMAIN23_PGFSM_PWR_STATUS DOMAIN24_PGFSM_PWR_STATUS DOMAIN25_PGFSM_PWR_STATUS DOMAIN_DESIRED_PWR_STATE blnd_mode BLND_MODE_CURRENT_PIPE BLND_MODE_OTHER_PIPE BLND_MODE_BLENDING hws blnd_inst fe_inst dce100_hw_seq_reg_offsets blnd clear_tiling dpcd_source_sequence DPCD_SOURCE_SEQ_AFTER_CONNECT_DIG_FE_OTG DPCD_SOURCE_SEQ_AFTER_DP_STREAM_ATTR DPCD_SOURCE_SEQ_AFTER_UPDATE_INFO_FRAME DPCD_SOURCE_SEQ_AFTER_CONNECT_DIG_FE_BE DPCD_SOURCE_SEQ_AFTER_ENABLE_LINK_PHY DPCD_SOURCE_SEQ_AFTER_SET_SOURCE_PATTERN DPCD_SOURCE_SEQ_AFTER_ENABLE_AUDIO_STREAM DPCD_SOURCE_SEQ_AFTER_ENABLE_DP_VID_STREAM DPCD_SOURCE_SEQ_AFTER_DISABLE_DP_VID_STREAM DPCD_SOURCE_SEQ_AFTER_FIFO_STEER_RESET DPCD_SOURCE_SEQ_AFTER_DISABLE_AUDIO_STREAM DPCD_SOURCE_SEQ_AFTER_DISABLE_LINK_PHY DPCD_SOURCE_SEQ_AFTER_DISCONNECT_DIG_FE_BE bp_lvtma_control_action LVTMA_CONTROL_LCD_BLOFF LVTMA_CONTROL_LCD_BLON LVTMA_CONTROL_POWER_ON LVTMA_CONTROL_POWER_OFF audio_output link_hwss_ext set_dp_link_test_pattern set_dp_lane_settings link_hwss setup_stream_encoder reset_stream_encoder setup_stream_attribute setup_audio_output enable_audio_packet disable_audio_packet dce110_hw_seq_reg_offsets backlight_level_params grouped_pipes dc_ctx power_up output_tf clock_gating dce112_hw_seq_reg_offsets dh_data dcn_mi_registers DCHUBP_CNTL HUBPREQ_DEBUG_DB HUBPREQ_DEBUG DCSURF_ADDR_CONFIG DCSURF_TILING_CONFIG DCSURF_SURFACE_PITCH DCSURF_SURFACE_PITCH_C DCSURF_SURFACE_CONFIG DCSURF_FLIP_CONTROL DCSURF_PRI_VIEWPORT_DIMENSION DCSURF_PRI_VIEWPORT_START DCSURF_SEC_VIEWPORT_DIMENSION DCSURF_SEC_VIEWPORT_START DCSURF_PRI_VIEWPORT_DIMENSION_C DCSURF_PRI_VIEWPORT_START_C DCSURF_SEC_VIEWPORT_DIMENSION_C DCSURF_SEC_VIEWPORT_START_C DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH DCSURF_SECONDARY_SURFACE_ADDRESS DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH DCSURF_PRIMARY_META_SURFACE_ADDRESS DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH DCSURF_SECONDARY_META_SURFACE_ADDRESS DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C DCSURF_SECONDARY_SURFACE_ADDRESS_C DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C DCSURF_PRIMARY_META_SURFACE_ADDRESS_C DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C DCSURF_SECONDARY_META_SURFACE_ADDRESS_C DCSURF_SURFACE_INUSE DCSURF_SURFACE_INUSE_HIGH DCSURF_SURFACE_INUSE_C DCSURF_SURFACE_INUSE_HIGH_C DCSURF_SURFACE_EARLIEST_INUSE DCSURF_SURFACE_EARLIEST_INUSE_HIGH DCSURF_SURFACE_EARLIEST_INUSE_C DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C DCSURF_SURFACE_FLIP_INTERRUPT HUBPRET_CONTROL HUBPRET_READ_LINE_STATUS DCN_EXPANSION_MODE DCHUBP_REQ_SIZE_CONFIG DCHUBP_REQ_SIZE_CONFIG_C BLANK_OFFSET_0 BLANK_OFFSET_1 DST_DIMENSIONS DST_AFTER_SCALER PREFETCH_SETTINS PREFETCH_SETTINGS VBLANK_PARAMETERS_0 REF_FREQ_TO_PIX_FREQ VBLANK_PARAMETERS_1 VBLANK_PARAMETERS_3 NOM_PARAMETERS_0 NOM_PARAMETERS_1 NOM_PARAMETERS_4 NOM_PARAMETERS_5 PER_LINE_DELIVERY_PRE PER_LINE_DELIVERY PREFETCH_SETTINS_C PREFETCH_SETTINGS_C VBLANK_PARAMETERS_2 VBLANK_PARAMETERS_4 NOM_PARAMETERS_2 NOM_PARAMETERS_3 NOM_PARAMETERS_6 NOM_PARAMETERS_7 DCN_TTU_QOS_WM DCN_GLOBAL_TTU_CNTL DCN_SURF0_TTU_CNTL0 DCN_SURF0_TTU_CNTL1 DCN_SURF1_TTU_CNTL0 DCN_SURF1_TTU_CNTL1 DCN_CUR0_TTU_CNTL0 DCN_CUR0_TTU_CNTL1 DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB DCN_VM_MX_L1_TLB_CNTL DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB DCN_VM_SYSTEM_APERTURE_LOW_ADDR_MSB DCN_VM_SYSTEM_APERTURE_LOW_ADDR_LSB DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB DCN_VM_SYSTEM_APERTURE_LOW_ADDR DCN_VM_SYSTEM_APERTURE_HIGH_ADDR CURSOR_SETTINS CURSOR_SETTINGS CURSOR_SIZE CURSOR_CONTROL CURSOR_POSITION CURSOR_HOT_SPOT CURSOR_DST_OFFSET HUBP_CLK_CNTL dcn_mi_shift HUBP_BLANK_EN HUBP_DISABLE HUBP_TTU_DISABLE HUBP_NO_OUTSTANDING_REQ HUBP_UNDERFLOW_STATUS HUBP_UNDERFLOW_CLEAR HUBP_IN_BLANK NUM_PIPES NUM_BANKS PIPE_INTERLEAVE NUM_SE NUM_RB_PER_SE MAX_COMPRESSED_FRAGS SW_MODE META_LINEAR RB_ALIGNED PIPE_ALIGNED PITCH META_PITCH PITCH_C META_PITCH_C ROTATION_ANGLE H_MIRROR_EN SURFACE_PIXEL_FORMAT SURFACE_FLIP_TYPE SURFACE_FLIP_MODE_FOR_STEREOSYNC SURFACE_FLIP_IN_STEREOSYNC SURFACE_UPDATE_LOCK SURFACE_FLIP_PENDING PRI_VIEWPORT_WIDTH PRI_VIEWPORT_HEIGHT PRI_VIEWPORT_X_START PRI_VIEWPORT_Y_START SEC_VIEWPORT_WIDTH SEC_VIEWPORT_HEIGHT SEC_VIEWPORT_X_START SEC_VIEWPORT_Y_START PRI_VIEWPORT_WIDTH_C PRI_VIEWPORT_HEIGHT_C PRI_VIEWPORT_X_START_C PRI_VIEWPORT_Y_START_C SEC_VIEWPORT_WIDTH_C SEC_VIEWPORT_HEIGHT_C SEC_VIEWPORT_X_START_C SEC_VIEWPORT_Y_START_C PRIMARY_SURFACE_ADDRESS_HIGH PRIMARY_SURFACE_ADDRESS SECONDARY_SURFACE_ADDRESS_HIGH SECONDARY_SURFACE_ADDRESS PRIMARY_META_SURFACE_ADDRESS_HIGH PRIMARY_META_SURFACE_ADDRESS SECONDARY_META_SURFACE_ADDRESS_HIGH SECONDARY_META_SURFACE_ADDRESS PRIMARY_SURFACE_ADDRESS_HIGH_C PRIMARY_SURFACE_ADDRESS_C SECONDARY_SURFACE_ADDRESS_HIGH_C SECONDARY_SURFACE_ADDRESS_C PRIMARY_META_SURFACE_ADDRESS_HIGH_C PRIMARY_META_SURFACE_ADDRESS_C SECONDARY_META_SURFACE_ADDRESS_HIGH_C SECONDARY_META_SURFACE_ADDRESS_C SURFACE_INUSE_ADDRESS SURFACE_INUSE_ADDRESS_HIGH SURFACE_INUSE_ADDRESS_C SURFACE_INUSE_ADDRESS_HIGH_C SURFACE_EARLIEST_INUSE_ADDRESS SURFACE_EARLIEST_INUSE_ADDRESS_HIGH SURFACE_EARLIEST_INUSE_ADDRESS_C SURFACE_EARLIEST_INUSE_ADDRESS_HIGH_C PRIMARY_SURFACE_TMZ PRIMARY_SURFACE_TMZ_C SECONDARY_SURFACE_TMZ SECONDARY_SURFACE_TMZ_C PRIMARY_META_SURFACE_TMZ PRIMARY_META_SURFACE_TMZ_C SECONDARY_META_SURFACE_TMZ SECONDARY_META_SURFACE_TMZ_C PRIMARY_SURFACE_DCC_EN PRIMARY_SURFACE_DCC_IND_64B_BLK SECONDARY_SURFACE_DCC_EN SECONDARY_SURFACE_DCC_IND_64B_BLK SURFACE_FLIP_INT_MASK DET_BUF_PLANE1_BASE_ADDRESS CROSSBAR_SRC_CB_B CROSSBAR_SRC_CR_R PIPE_READ_VBLANK DRQ_EXPANSION_MODE PRQ_EXPANSION_MODE MRQ_EXPANSION_MODE CRQ_EXPANSION_MODE CHUNK_SIZE MIN_CHUNK_SIZE META_CHUNK_SIZE MIN_META_CHUNK_SIZE DPTE_GROUP_SIZE MPTE_GROUP_SIZE SWATH_HEIGHT PTE_ROW_HEIGHT_LINEAR CHUNK_SIZE_C MIN_CHUNK_SIZE_C META_CHUNK_SIZE_C MIN_META_CHUNK_SIZE_C DPTE_GROUP_SIZE_C MPTE_GROUP_SIZE_C SWATH_HEIGHT_C PTE_ROW_HEIGHT_LINEAR_C REFCYC_H_BLANK_END DLG_V_BLANK_END REFCYC_PER_HTOTAL REFCYC_X_AFTER_SCALER DST_Y_AFTER_SCALER DST_Y_PREFETCH VRATIO_PREFETCH DST_Y_PER_VM_VBLANK DST_Y_PER_ROW_VBLANK REFCYC_PER_PTE_GROUP_VBLANK_L REFCYC_PER_META_CHUNK_VBLANK_L REFCYC_PER_PTE_GROUP_NOM_L REFCYC_PER_META_CHUNK_NOM_L REFCYC_PER_LINE_DELIVERY_PRE_L REFCYC_PER_LINE_DELIVERY_PRE_C REFCYC_PER_LINE_DELIVERY_L REFCYC_PER_LINE_DELIVERY_C VRATIO_PREFETCH_C REFCYC_PER_PTE_GROUP_VBLANK_C REFCYC_PER_META_CHUNK_VBLANK_C REFCYC_PER_PTE_GROUP_NOM_C REFCYC_PER_META_CHUNK_NOM_C QoS_LEVEL_LOW_WM QoS_LEVEL_HIGH_WM MIN_TTU_VBLANK QoS_LEVEL_FLIP REFCYC_PER_REQ_DELIVERY QoS_LEVEL_FIXED QoS_RAMP_DISABLE REFCYC_PER_REQ_DELIVERY_PRE VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_SYSTEM VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB MC_VM_SYSTEM_APERTURE_DEFAULT_SYSTEM MC_VM_SYSTEM_APERTURE_LOW_ADDR_MSB MC_VM_SYSTEM_APERTURE_LOW_ADDR_LSB MC_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB MC_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB DCN_VM_SYSTEM_APERTURE_DEFAULT_SYSTEM CURSOR0_DST_Y_OFFSET CURSOR0_CHUNK_HDL_ADJUST CURSOR_PITCH CURSOR_LINES_PER_CHUNK CURSOR_ENABLE CURSOR_DST_X_OFFSET OUTPUT_FP ALPHA_PLANE_EN dcn_mi_mask dcn_hubp_state dlg_attr ttu_attr inuse_addr_hi inuse_addr_lo h_mirror_en dcc_en blank_en clock_en underflow_status ttu_disable primary_surface_addr_lo primary_surface_addr_hi primary_meta_addr_lo primary_meta_addr_hi uclk_pstate_force hubp_cntl flip_control dcn10_hubp hubp_shift hubp_mask dcc_en_bits clk_khz custom_sdp_message sdp_message_size start_line hubp1 vm0 hubp_vmid_usage vmid_usage solid_color pa_config va_config wb_info opp_head old_pipe new_pipe dsc_inst enable_triple_buffer dmub_cmd_mall_type DMUB_CMD__MALL_ACTION_ALLOW DMUB_CMD__MALL_ACTION_DISALLOW DMUB_CMD__MALL_ACTION_COPY_CURSOR DMUB_CMD__MALL_ACTION_NO_DF_REQ cursor_attr dmub_cmd_idle_opt_type DMUB_CMD__IDLE_OPT_DCN_RESTORE DMUB_CMD__IDLE_OPT_DCN_SAVE_INIT DMUB_CMD__IDLE_OPT_DCN_NOTIFY_IDLE DMUB_CMD__IDLE_OPT_SET_DC_POWER_STATE vpg_funcs update_generic_info_packet vpg_poweron vpg_powerdown clock_on current_pipe_idx k1_div k2_div dmub_inbox0_command DMUB_INBOX0_CMD__INVALID_COMMAND DMUB_INBOX0_CMD__HW_LOCK dmub_cmd_cab_type DMUB_CMD__CAB_NO_IDLE_OPTIMIZATION DMUB_CMD__CAB_NO_DCN_REQ DMUB_CMD__CAB_DCN_SS_FIT_IN_CAB DMUB_CMD__CAB_DCN_SS_NOT_FIT_IN_CAB cur_ctx safe_to_disable phantom_pipe should_lock_all_pipes subvp_prev_use update_state dp_hpo_inst otg_master pos_cpy tmds_div irq_service_init_data irq_source_info_funcs irq_source_info enable_reg enable_value ack_reg ack_mask ack_value irq_service_funcs to_dal_irq_source dp_hdmi_dongle_signature_data hdcp_message_id HDCP_MESSAGE_ID_INVALID HDCP_MESSAGE_ID_READ_BKSV HDCP_MESSAGE_ID_READ_RI_R0 HDCP_MESSAGE_ID_READ_PJ HDCP_MESSAGE_ID_WRITE_AKSV HDCP_MESSAGE_ID_WRITE_AINFO HDCP_MESSAGE_ID_WRITE_AN HDCP_MESSAGE_ID_READ_VH_X HDCP_MESSAGE_ID_READ_VH_0 HDCP_MESSAGE_ID_READ_VH_1 HDCP_MESSAGE_ID_READ_VH_2 HDCP_MESSAGE_ID_READ_VH_3 HDCP_MESSAGE_ID_READ_VH_4 HDCP_MESSAGE_ID_READ_BCAPS HDCP_MESSAGE_ID_READ_BSTATUS HDCP_MESSAGE_ID_READ_KSV_FIFO HDCP_MESSAGE_ID_READ_BINFO HDCP_MESSAGE_ID_HDCP2VERSION HDCP_MESSAGE_ID_RX_CAPS HDCP_MESSAGE_ID_WRITE_AKE_INIT HDCP_MESSAGE_ID_READ_AKE_SEND_CERT HDCP_MESSAGE_ID_WRITE_AKE_NO_STORED_KM HDCP_MESSAGE_ID_WRITE_AKE_STORED_KM HDCP_MESSAGE_ID_READ_AKE_SEND_H_PRIME HDCP_MESSAGE_ID_READ_AKE_SEND_PAIRING_INFO HDCP_MESSAGE_ID_WRITE_LC_INIT HDCP_MESSAGE_ID_READ_LC_SEND_L_PRIME HDCP_MESSAGE_ID_WRITE_SKE_SEND_EKS HDCP_MESSAGE_ID_READ_REPEATER_AUTH_SEND_RECEIVERID_LIST HDCP_MESSAGE_ID_WRITE_REPEATER_AUTH_SEND_ACK HDCP_MESSAGE_ID_WRITE_REPEATER_AUTH_STREAM_MANAGE HDCP_MESSAGE_ID_READ_REPEATER_AUTH_STREAM_READY HDCP_MESSAGE_ID_READ_RXSTATUS HDCP_MESSAGE_ID_WRITE_CONTENT_STREAM_TYPE HDCP_MESSAGE_ID_WRITE_PS175_CMD HDCP_MESSAGE_ID_READ_PS175_RSP HDCP_MESSAGE_ID_MAX HDCP_Unknown HDCP_VERSION_14 HDCP_VERSION_22 hdcp_link HDCP_LINK_PRIMARY HDCP_LINK_SECONDARY hdcp_message_status HDCP_MESSAGE_SUCCESS HDCP_MESSAGE_FAILURE HDCP_MESSAGE_UNSUPPORTED hdcp_protection_message sink_caps sink_cap VC_PAYLOAD_TABLE_UPDATED ACT_HANDLED payload_table_update_status ext_hdmi_settings slv_addr reg_settings reg_num_6g reg_settings_6g dp_power_state DP_POWER_STATE_D0 DP_POWER_STATE_D3 bw_in_kbps immediate_update is_over_340mhz is_vga_mode dc_hpd_enable_select HPD_EN_FOR_ALL_EDP HPD_EN_FOR_PRIMARY_EDP_ONLY HPD_EN_FOR_SECONDARY_EDP_ONLY init_params audio_params dp_test_mode in_detection fail_count dp_test_link_rate DP_TEST_LINK_RATE_RBR DP_TEST_LINK_RATE_RATE_2 DP_TEST_LINK_RATE_RATE_3 DP_TEST_LINK_RATE_HBR DP_TEST_LINK_RATE_RBR2 DP_TEST_LINK_RATE_RATE_6 DP_TEST_LINK_RATE_HBR2 DP_TEST_LINK_RATE_RATE_8 DP_TEST_LINK_RATE_HBR3 DP_TEST_LINK_RATE_UHBR10 DP_TEST_LINK_RATE_UHBR20 DP_TEST_LINK_RATE_UHBR13_5_LEGACY DP_TEST_LINK_RATE_UHBR13_5 VOLTAGE_SWING_LANE PRE_EMPHASIS_LANE lane_adjust TRAINING_PATTERN_SET RECOVERED_CLOCK_OUT_EN SCRAMBLING_DISABLE SYMBOL_ERROR_COUNT_SEL LINK_QUAL_PATTERN_SET dpcd_training_pattern phy_test_pattern audio_test_mode audio_test_pattern_period audio_test_pattern_type link_training_offset DPRX LTTPR_PHY_REPEATER1 LTTPR_PHY_REPEATER2 LTTPR_PHY_REPEATER3 LTTPR_PHY_REPEATER4 LTTPR_PHY_REPEATER5 LTTPR_PHY_REPEATER6 LTTPR_PHY_REPEATER7 LTTPR_PHY_REPEATER8 dpcd_phy_test_patterns PHY_TEST_PATTERN_NONE PHY_TEST_PATTERN_D10_2 PHY_TEST_PATTERN_SYMBOL_ERROR PHY_TEST_PATTERN_PRBS7 PHY_TEST_PATTERN_80BIT_CUSTOM PHY_TEST_PATTERN_CP2520_1 PHY_TEST_PATTERN_CP2520_2 PHY_TEST_PATTERN_CP2520_3 PHY_TEST_PATTERN_128b_132b_TPS1 PHY_TEST_PATTERN_128b_132b_TPS2 PHY_TEST_PATTERN_PRBS9 PHY_TEST_PATTERN_PRBS11 PHY_TEST_PATTERN_PRBS15 PHY_TEST_PATTERN_PRBS23 PHY_TEST_PATTERN_PRBS31 PHY_TEST_PATTERN_264BIT_CUSTOM PHY_TEST_PATTERN_SQUARE PHY_TEST_PATTERN_SQUARE_PRESHOOT_DISABLED PHY_TEST_PATTERN_SQUARE_DEEMPHASIS_DISABLED PHY_TEST_PATTERN_SQUARE_PRESHOOT_DEEMPHASIS_DISABLED dpcd_audio_test_pattern AUDIO_TEST_PATTERN_OPERATOR_DEFINED AUDIO_TEST_PATTERN_SAWTOOTH dpcd_audio_sampling_rate AUDIO_SAMPLING_RATE_32KHZ AUDIO_SAMPLING_RATE_44_1KHZ AUDIO_SAMPLING_RATE_48KHZ AUDIO_SAMPLING_RATE_88_2KHZ AUDIO_SAMPLING_RATE_96KHZ AUDIO_SAMPLING_RATE_176_4KHZ AUDIO_SAMPLING_RATE_192KHZ dpcd_audio_channels AUDIO_CHANNELS_1 AUDIO_CHANNELS_2 AUDIO_CHANNELS_3 AUDIO_CHANNELS_4 AUDIO_CHANNELS_5 AUDIO_CHANNELS_6 AUDIO_CHANNELS_7 AUDIO_CHANNELS_8 AUDIO_CHANNELS_COUNT link_setting lt_overrides skip_immediate_retrain test_pattern_color_space skip_video_pattern tp_params throttled_vcp_size is_hpd_high CLOCK_DETECTED CH0_LOCKED CH1_LOCKED CH2_LOCKED hdmi_scdc_status_flags_data i2c_mot_mode I2C_MOT_UNDEF I2C_MOT_TRUE I2C_MOT_FALSE i2c_payloads pix_clk lte_340_scramble write_size drm_dp_phy DP_PHY_DPRX DP_PHY_LTTPR1 DP_PHY_LTTPR2 DP_PHY_LTTPR3 DP_PHY_LTTPR4 DP_PHY_LTTPR5 DP_PHY_LTTPR6 DP_PHY_LTTPR7 DP_PHY_LTTPR8 DP_MAX_LTTPR_COUNT dpcd_address_range extended_address extended_data reduced_address reduced_data reduced_size in_address in_data out_address out_data dpcd_training_patterns DPCD_TRAINING_PATTERN_VIDEOIDLE DPCD_TRAINING_PATTERN_1 DPCD_TRAINING_PATTERN_2 DPCD_TRAINING_PATTERN_3 DPCD_TRAINING_PATTERN_4 DPCD_128b_132b_TPS1 DPCD_128b_132b_TPS2 DPCD_128b_132b_TPS2_CDS do_fallback lt_settings link_training_setting training_pattern ln_adjust overrides ln_status ln_align align_status ln_count dpcd_lane_status dpcd_aux_read_interval wait_in_micro_secs TRAINIG_AUX_RD_INTERVAL EXT_RECEIVER_CAP_FIELD_PRESENT training_aux_rd_interval VALUE UNIT dp_128b_132b_training_aux_rd_interval dpia_set_config_type DPIA_SET_CFG_SET_LINK DPIA_SET_CFG_SET_PHY_TEST_MODE DPIA_SET_CFG_SET_TRAINING DPIA_SET_CFG_SET_VSPE dpia_set_config_ts DPIA_TS_DPRX_DONE DPIA_TS_TPS1 DPIA_TS_TPS2 DPIA_TS_TPS3 DPIA_TS_TPS4 DPIA_TS_UFP_DONE swing max_swing_reached pre_emph max_pre_emph_reached dpia_set_config_data set_link set_training set_vspe dpcd_lane_adjust MST_CAP mstm_cap DWN_STRM_PORTX_TYPE DWN_STRM_PORTX_HPD RESERVERD dwnstream_port_caps_byte0 dpcd_downstream_port_detailed_type DOWN_STREAM_DETAILED_DP DOWN_STREAM_DETAILED_VGA DOWN_STREAM_DETAILED_DVI DOWN_STREAM_DETAILED_HDMI DOWN_STREAM_DETAILED_NONDDC DOWN_STREAM_DETAILED_DP_PLUS_PLUS MAX_BITS_PER_COLOR_COMPONENT MAX_ENCODED_LINK_BW_SUPPORT SOURCE_CONTROL_MODE_SUPPORT CONCURRENT_LINK_BRING_UP_SEQ_SUPPORT dwnstream_port_caps_byte2 FRAME_SEQ_TO_FRAME_PACK YCrCr422_PASS_THROUGH YCrCr420_PASS_THROUGH YCrCr422_CONVERSION YCrCr420_CONVERSION dwnstream_port_caps_byte3_hdmi FRL_MODE BW_9Gbps BW_18Gbps BW_24Gbps BW_32Gbps BW_40Gbps BW_48Gbps FRL_LINK_TRAINING_FINISHED hdmi_encoded_link_bw HDMI_TX_LINK_ACTIVE_STATUS HDMI_TX_READY_STATUS hdmi_tx_link_status FRL_LT_IN_PROGRESS_STATUS FRL_LT_LINK_CONFIG_IN_PROGRESS FALLBACK_POLICY FALLBACK_POLICY_VALID REGULATED_AUTONOMOUS_MODE_SUPPORTED autonomous_mode_and_frl_link_status DOWN_STR_PORT_COUNT OUI_SUPPORT down_stream_port_count dp_device_vendor_id dp_sink_hw_fw_revision dpcd_amd_signature AMD_IEEE_TxSignature_byte1 AMD_IEEE_TxSignature_byte2 AMD_IEEE_TxSignature_byte3 dpcd_amd_device_id device_id_byte1 device_id_byte2 dal_version_byte1 dal_version_byte2 ALT_SCRAMBLER_RESET FRAMING_CHANGE DPCD_DISPLAY_CONTROL_CAPABLE edp_configuration_cap dp_dfp_cap_ext dpcd_downstream_port_max_bpc DOWN_STREAM_MAX_8BPC DOWN_STREAM_MAX_10BPC DOWN_STREAM_MAX_12BPC DOWN_STREAM_MAX_16BPC dpcd_downstream_port_type DOWNSTREAM_DP DOWNSTREAM_VGA DOWNSTREAM_DVI_HDMI_DP_PLUS_PLUS DOWNSTREAM_NONDDC dp_lt_fallback_entry known_limit_link_setting max_link_enc_cap req_bw training_result current_link_setting lttpr_count lttpr_repeater_count PANEL_MODE_EDP FRAMING_CHANGE_ENABLE PANEL_SELF_TEST_ENABLE dpcd_edp_config target_luminance_value byte1 byte3 dpcd_source_backlight_set backlight_level_millinits backlight_transition_time_ms backlight_millinits_peak backlight_millinits_avg dpcd_source_backlight_get TRANSMITTER_ACTIVE_IN_PSR CRC_VERIFICATION FRAME_CAPTURE_INDICATION LINE_CAPTURE_INDICATION IRQ_HPD_WITH_CRC_ERROR ENABLE_PSR2 EARLY_TRANSPORT_ENABLE dpcd_psr_configuration FREESYNC_PANEL_REPLAY_MODE TIMING_DESYNC_ERROR_VERIFICATION STATE_TRANSITION_ERROR_DETECTION replay_enable_and_configuration IRQ_HPD_ENABLE dpcd_alpm_configuration dpcd_sink_active_vtotal_control_mode dmub_cmd_psp_type DMUB_CMD__PSP_ASSR_ENABLE power_opts allow_active force_static powerOn wait_for_hpd isHDR STATE_TRANSITION_ERROR_STATUS DESYNC_ERROR_STATUS SINK_DEVICE_REPLAY_STATUS SINK_FRAME_LOCKED dpcd_replay_configuration RFB_STORAGE_ERROR VSC_SDP_ERROR psr_error_status SINK_SELF_REFRESH_STATUS psr_sink_psr_status dpcd_psr_sink_states PSR_SINK_STATE_INACTIVE PSR_SINK_STATE_ACTIVE_CAPTURE_DISPLAY_ON_SOURCE_TIMING PSR_SINK_STATE_ACTIVE_DISPLAY_FROM_SINK_RFB PSR_SINK_STATE_ACTIVE_CAPTURE_DISPLAY_ON_SINK_TIMING PSR_SINK_STATE_ACTIVE_CAPTURE_TIMING_RESYNC PSR_SINK_STATE_SINK_INTERNAL_ERROR out_hpd_irq_dpcd_data out_link_loss defer_handling has_left_work hpd_irq_dpcd_data bw_needed_per_dpia num_dpias peak_bw dsc_parameters rc_buffer_model_size dcn20_dsc_registers DSC_TOP_CONTROL DSC_DEBUG_CONTROL DSCC_CONFIG0 DSCC_CONFIG1 DSCC_STATUS DSCC_INTERRUPT_CONTROL_STATUS DSCC_PPS_CONFIG0 DSCC_PPS_CONFIG1 DSCC_PPS_CONFIG2 DSCC_PPS_CONFIG3 DSCC_PPS_CONFIG4 DSCC_PPS_CONFIG5 DSCC_PPS_CONFIG6 DSCC_PPS_CONFIG7 DSCC_PPS_CONFIG8 DSCC_PPS_CONFIG9 DSCC_PPS_CONFIG10 DSCC_PPS_CONFIG11 DSCC_PPS_CONFIG12 DSCC_PPS_CONFIG13 DSCC_PPS_CONFIG14 DSCC_PPS_CONFIG15 DSCC_PPS_CONFIG16 DSCC_PPS_CONFIG17 DSCC_PPS_CONFIG18 DSCC_PPS_CONFIG19 DSCC_PPS_CONFIG20 DSCC_PPS_CONFIG21 DSCC_PPS_CONFIG22 DSCC_MEM_POWER_CONTROL DSCC_R_Y_SQUARED_ERROR_LOWER DSCC_R_Y_SQUARED_ERROR_UPPER DSCC_G_CB_SQUARED_ERROR_LOWER DSCC_G_CB_SQUARED_ERROR_UPPER DSCC_B_CR_SQUARED_ERROR_LOWER DSCC_B_CR_SQUARED_ERROR_UPPER DSCC_MAX_ABS_ERROR0 DSCC_MAX_ABS_ERROR1 DSCC_RATE_BUFFER0_MAX_FULLNESS_LEVEL DSCC_RATE_BUFFER1_MAX_FULLNESS_LEVEL DSCC_RATE_BUFFER2_MAX_FULLNESS_LEVEL DSCC_RATE_BUFFER3_MAX_FULLNESS_LEVEL DSCC_RATE_CONTROL_BUFFER0_MAX_FULLNESS_LEVEL DSCC_RATE_CONTROL_BUFFER1_MAX_FULLNESS_LEVEL DSCC_RATE_CONTROL_BUFFER2_MAX_FULLNESS_LEVEL DSCC_RATE_CONTROL_BUFFER3_MAX_FULLNESS_LEVEL DSCC_TEST_DEBUG_BUS_ROTATE DSCCIF_CONFIG0 DSCCIF_CONFIG1 DSCRM_DSC_FORWARD_CONFIG dcn20_dsc_shift DSC_CLOCK_EN DSC_DISPCLK_R_GATE_DIS DSC_DSCCLK_R_GATE_DIS DSC_DBG_EN DSC_TEST_CLOCK_MUX_SEL ICH_RESET_AT_END_OF_LINE NUMBER_OF_SLICES_PER_LINE ALTERNATE_ICH_ENCODING_EN NUMBER_OF_SLICES_IN_VERTICAL_DIRECTION DSCC_RATE_CONTROL_BUFFER_MODEL_SIZE DSCC_DOUBLE_BUFFER_REG_UPDATE_PENDING DSCC_RATE_BUFFER0_OVERFLOW_OCCURRED DSCC_RATE_BUFFER1_OVERFLOW_OCCURRED DSCC_RATE_BUFFER2_OVERFLOW_OCCURRED DSCC_RATE_BUFFER3_OVERFLOW_OCCURRED DSCC_RATE_BUFFER0_UNDERFLOW_OCCURRED DSCC_RATE_BUFFER1_UNDERFLOW_OCCURRED DSCC_RATE_BUFFER2_UNDERFLOW_OCCURRED DSCC_RATE_BUFFER3_UNDERFLOW_OCCURRED DSCC_RATE_CONTROL_BUFFER_MODEL0_OVERFLOW_OCCURRED DSCC_RATE_CONTROL_BUFFER_MODEL1_OVERFLOW_OCCURRED DSCC_RATE_CONTROL_BUFFER_MODEL2_OVERFLOW_OCCURRED DSCC_RATE_CONTROL_BUFFER_MODEL3_OVERFLOW_OCCURRED DSCC_RATE_BUFFER0_OVERFLOW_OCCURRED_INT_EN DSCC_RATE_BUFFER1_OVERFLOW_OCCURRED_INT_EN DSCC_RATE_BUFFER2_OVERFLOW_OCCURRED_INT_EN DSCC_RATE_BUFFER3_OVERFLOW_OCCURRED_INT_EN DSCC_RATE_BUFFER0_UNDERFLOW_OCCURRED_INT_EN DSCC_RATE_BUFFER1_UNDERFLOW_OCCURRED_INT_EN DSCC_RATE_BUFFER2_UNDERFLOW_OCCURRED_INT_EN DSCC_RATE_BUFFER3_UNDERFLOW_OCCURRED_INT_EN DSCC_RATE_CONTROL_BUFFER_MODEL0_OVERFLOW_OCCURRED_INT_EN DSCC_RATE_CONTROL_BUFFER_MODEL1_OVERFLOW_OCCURRED_INT_EN DSCC_RATE_CONTROL_BUFFER_MODEL2_OVERFLOW_OCCURRED_INT_EN DSCC_RATE_CONTROL_BUFFER_MODEL3_OVERFLOW_OCCURRED_INT_EN PPS_IDENTIFIER LINEBUF_DEPTH DSCC_PPS_CONFIG0__BITS_PER_COMPONENT BITS_PER_PIXEL VBR_ENABLE SIMPLE_422 CONVERT_RGB BLOCK_PRED_ENABLE NATIVE_422 NATIVE_420 PIC_WIDTH PIC_HEIGHT SLICE_WIDTH SLICE_HEIGHT INITIAL_XMIT_DELAY INITIAL_DEC_DELAY INITIAL_SCALE_VALUE SCALE_INCREMENT_INTERVAL SCALE_DECREMENT_INTERVAL FIRST_LINE_BPG_OFFSET SECOND_LINE_BPG_OFFSET NFL_BPG_OFFSET SLICE_BPG_OFFSET NSL_BPG_OFFSET SECOND_LINE_OFFSET_ADJ INITIAL_OFFSET FINAL_OFFSET FLATNESS_MIN_QP FLATNESS_MAX_QP RC_MODEL_SIZE RC_EDGE_FACTOR RC_QUANT_INCR_LIMIT0 RC_QUANT_INCR_LIMIT1 RC_TGT_OFFSET_LO RC_TGT_OFFSET_HI RC_BUF_THRESH0 RC_BUF_THRESH1 RC_BUF_THRESH2 RC_BUF_THRESH3 RC_BUF_THRESH4 RC_BUF_THRESH5 RC_BUF_THRESH6 RC_BUF_THRESH7 RC_BUF_THRESH8 RC_BUF_THRESH9 RC_BUF_THRESH10 RC_BUF_THRESH11 RC_BUF_THRESH12 RC_BUF_THRESH13 RANGE_MIN_QP0 RANGE_MAX_QP0 RANGE_BPG_OFFSET0 RANGE_MIN_QP1 RANGE_MAX_QP1 RANGE_BPG_OFFSET1 RANGE_MIN_QP2 RANGE_MAX_QP2 RANGE_BPG_OFFSET2 RANGE_MIN_QP3 RANGE_MAX_QP3 RANGE_BPG_OFFSET3 RANGE_MIN_QP4 RANGE_MAX_QP4 RANGE_BPG_OFFSET4 RANGE_MIN_QP5 RANGE_MAX_QP5 RANGE_BPG_OFFSET5 RANGE_MIN_QP6 RANGE_MAX_QP6 RANGE_BPG_OFFSET6 RANGE_MIN_QP7 RANGE_MAX_QP7 RANGE_BPG_OFFSET7 RANGE_MIN_QP8 RANGE_MAX_QP8 RANGE_BPG_OFFSET8 RANGE_MIN_QP9 RANGE_MAX_QP9 RANGE_BPG_OFFSET9 RANGE_MIN_QP10 RANGE_MAX_QP10 RANGE_BPG_OFFSET10 RANGE_MIN_QP11 RANGE_MAX_QP11 RANGE_BPG_OFFSET11 RANGE_MIN_QP12 RANGE_MAX_QP12 RANGE_BPG_OFFSET12 RANGE_MIN_QP13 RANGE_MAX_QP13 RANGE_BPG_OFFSET13 RANGE_MIN_QP14 RANGE_MAX_QP14 RANGE_BPG_OFFSET14 DSCC_DEFAULT_MEM_LOW_POWER_STATE DSCC_MEM_PWR_FORCE DSCC_MEM_PWR_DIS DSCC_MEM_PWR_STATE DSCC_NATIVE_422_MEM_PWR_FORCE DSCC_NATIVE_422_MEM_PWR_DIS DSCC_NATIVE_422_MEM_PWR_STATE DSCC_R_Y_MAX_ABS_ERROR DSCC_G_CB_MAX_ABS_ERROR DSCC_B_CR_MAX_ABS_ERROR DSCC_UPDATE_PENDING_STATUS DSCC_UPDATE_TAKEN_STATUS DSCC_UPDATE_TAKEN_ACK DSCC_TEST_DEBUG_BUS0_ROTATE DSCC_TEST_DEBUG_BUS1_ROTATE DSCC_TEST_DEBUG_BUS2_ROTATE DSCC_TEST_DEBUG_BUS3_ROTATE DSCC_RATE_BUFFER0_FULLNESS_LEVEL DSCC_RATE_BUFFER1_FULLNESS_LEVEL DSCC_RATE_BUFFER2_FULLNESS_LEVEL DSCC_RATE_BUFFER3_FULLNESS_LEVEL DSCC_RATE_CONTROL_BUFFER0_FULLNESS_LEVEL DSCC_RATE_CONTROL_BUFFER1_FULLNESS_LEVEL DSCC_RATE_CONTROL_BUFFER2_FULLNESS_LEVEL DSCC_RATE_CONTROL_BUFFER3_FULLNESS_LEVEL DSCC_RATE_BUFFER0_INITIAL_XMIT_DELAY_REACHED DSCC_RATE_BUFFER1_INITIAL_XMIT_DELAY_REACHED DSCC_RATE_BUFFER2_INITIAL_XMIT_DELAY_REACHED DSCC_RATE_BUFFER3_INITIAL_XMIT_DELAY_REACHED INPUT_INTERFACE_UNDERFLOW_RECOVERY_EN INPUT_INTERFACE_UNDERFLOW_OCCURRED_INT_EN INPUT_INTERFACE_UNDERFLOW_OCCURRED_STATUS INPUT_PIXEL_FORMAT DSCCIF_CONFIG0__BITS_PER_COMPONENT DOUBLE_BUFFER_REG_UPDATE_PENDING DSCCIF_UPDATE_PENDING_STATUS DSCCIF_UPDATE_TAKEN_STATUS DSCCIF_UPDATE_TAKEN_ACK DSCRM_DSC_FORWARD_EN DSCRM_DSC_OPP_PIPE_SOURCE DSCRM_DSC_DOUBLE_BUFFER_REG_UPDATE_PENDING DSCRM_DSC_FORWARD_EN_STATUS dcn20_dsc_mask dsc_pixel_format DSC_PIXFMT_RGB DSC_PIXFMT_YCBCR444 DSC_PIXFMT_SIMPLE_YCBCR422 DSC_PIXFMT_NATIVE_YCBCR422 DSC_PIXFMT_NATIVE_YCBCR420 DSC_PIXFMT_UNKNOWN dsc_reg_values dsc_clock_enable dsc_clock_gating_disable underflow_recovery_en underflow_occurred_int_en ich_reset_at_eol alternate_ich_encoding_en disable_ich bpp_x32 dsc_dbg_en rc_buffer_model_overflow_int_en dcn20_dsc dsc_regs dsc_shift dsc_mask reg_vals max_image_width dsc_bits_per_comp DSC_BPC_8 DSC_BPC_10 DSC_BPC_12 DSC_BPC_UNKNOWN dsc_params dc_pix_enc is_ycbcr422_simple dsc_reg_vals dsc_optc_cfg opp_pipe pixel_clock_100Hz DSC_FGCG_REP_DIS dcn35_dsc_shift dcn35_dsc_mask dsc20 dcn401_dsc_registers DSCC_INTERRUPT_CONTROL0 DSCC_INTERRUPT_CONTROL1 DSCC_INTERRUPT_STATUS0 DSCC_INTERRUPT_STATUS1 DSCC_MEM_POWER_CONTROL0 DSCC_MEM_POWER_CONTROL1 DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL0 DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL1 DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL2 DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL3 DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL0 DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL1 DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL2 DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL3 dcn401_dsc_shift DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED_INT_EN0 DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED_INT_EN1 DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED_INT_EN2 DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED_INT_EN3 DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED0 DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED1 DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED2 DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED3 DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED0 DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED1 DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED2 DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED3 DSCC_END_OF_FRAME_NOT_REACHED_OCCURRED DSCC_OUTPUT_BUFFER_OVERFLOW_CLEAR0 DSCC_OUTPUT_BUFFER_OVERFLOW_CLEAR1 DSCC_OUTPUT_BUFFER_OVERFLOW_CLEAR2 DSCC_OUTPUT_BUFFER_OVERFLOW_CLEAR3 DSCC_OUTPUT_BUFFER_UNDERFLOW_CLEAR0 DSCC_OUTPUT_BUFFER_UNDERFLOW_CLEAR1 DSCC_OUTPUT_BUFFER_UNDERFLOW_CLEAR2 DSCC_OUTPUT_BUFFER_UNDERFLOW_CLEAR3 DSCC_END_OF_FRAME_NOT_REACHED_CLEAR DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED0 DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED1 DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED2 DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED3 DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_CLEAR0 DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_CLEAR1 DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_CLEAR2 DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_CLEAR3 DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED_INT_EN0 DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED_INT_EN1 DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED_INT_EN2 DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED_INT_EN3 DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED_INT_EN0 DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED_INT_EN1 DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED_INT_EN2 DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED_INT_EN3 DSCC_END_OF_FRAME_NOT_REACHED_OCCURRED_INT_EN dcn401_dsc_mask dcn401_dsc dsc401 dsc_sink_caps target_bandwidth_kbps available_slices dsc_common_caps target_bpp_x16 min_bpp_x16 max_bpp_x16 dpcd_dsc_basic_data dpcd_dsc_branch_decoder_caps dpcd_throughput throughput resource_straps hdmi_disable dc_pinstraps_audio audio_stream_number resource_create_funcs read_dce_straps create_audio create_stream_encoder create_hpo_dp_stream_encoder create_hpo_dp_link_encoder create_hwseq dce110_resource_pool dce110_timing_generator_offsets dmif dce110_timing_generator derived_offsets min_h_front_porch min_h_back_porch dc_stream enc_init_data straps opp_head_pipe dce112_clk_src_array_id DCE112_CLK_SRC_PLL0 DCE112_CLK_SRC_PLL1 DCE112_CLK_SRC_PLL2 DCE112_CLK_SRC_PLL3 DCE112_CLK_SRC_PLL4 DCE112_CLK_SRC_PLL5 DCE112_CLK_SRC_TOTAL dce120_clk_src_array_id DCE120_CLK_SRC_PLL0 DCE120_CLK_SRC_PLL1 DCE120_CLK_SRC_PLL2 DCE120_CLK_SRC_PLL3 DCE120_CLK_SRC_PLL4 DCE120_CLK_SRC_PLL5 DCE120_CLK_SRC_TOTAL dcn10_resource_pool dcn10_ipp_shift CNVC_SURFACE_PIXEL_FORMAT CNVC_BYPASS FORMAT_EXPANSION_MODE CUR0_MODE CUR0_COLOR0 CUR0_COLOR1 CUR0_EXPANSION_MODE CUR0_ENABLE dcn10_ipp_mask dcn10_ipp_registers CURSOR0_CONTROL CURSOR0_COLOR0 CURSOR0_COLOR1 FORMAT_CONTROL dcn10_ipp dcn_mpc_registers MPCC_TOP_SEL MPCC_BOT_SEL MPCC_CONTROL MPCC_STATUS MPCC_OPP_ID MPCC_BG_G_Y MPCC_BG_R_CR MPCC_BG_B_CB MPCC_SM_CONTROL MUX MPCC_UPDATE_LOCK_SEL CUR dcn_mpc_shift MPCC_MODE MPCC_ALPHA_BLND_MODE MPCC_ALPHA_MULTIPLIED_MODE MPCC_BLND_ACTIVE_OVERLAP_ONLY MPCC_GLOBAL_ALPHA MPCC_GLOBAL_GAIN MPCC_IDLE MPCC_BUSY MPCC_SM_EN MPCC_SM_MODE MPCC_SM_FRAME_ALT MPCC_SM_FIELD_ALT MPCC_SM_FORCE_NEXT_FRAME_POL MPCC_SM_FORCE_NEXT_TOP_POL MPC_OUT_MUX CUR_VUPDATE_LOCK_SET dcn_mpc_mask dcn10_mpc mpcc_in_use_mask num_mpcc mpc_regs mpc_shift mpc_mask dcn_dpp_shift OTG_H_BLANK_START OTG_H_BLANK_END OTG_V_BLANK_START OTG_V_BLANK_END PIXEL_REDUCE_MODE DYNAMIC_PIXEL_DEPTH DITHER_EN LB_DATA_FORMAT__ALPHA_EN MEMORY_CONFIG LB_MAX_PARTITIONS AUTOCAL_MODE AUTOCAL_NUM_PIPE AUTOCAL_PIPE_ID SCL_BLACK_OFFSET_RGB_Y SCL_BLACK_OFFSET_CBCR SCL_V_NUM_TAPS SCL_H_NUM_TAPS SCL_V_NUM_TAPS_C SCL_H_NUM_TAPS_C SCL_COEF_RAM_TAP_PAIR_IDX SCL_COEF_RAM_PHASE SCL_COEF_RAM_FILTER_TYPE SCL_COEF_RAM_EVEN_TAP_COEF SCL_COEF_RAM_EVEN_TAP_COEF_EN SCL_COEF_RAM_ODD_TAP_COEF SCL_COEF_RAM_ODD_TAP_COEF_EN SCL_H_2TAP_SHARP_EN SCL_H_2TAP_SHARP_FACTOR SCL_V_2TAP_SHARP_EN SCL_V_2TAP_SHARP_FACTOR DSCL_MODE RECOUT_START_X RECOUT_START_Y RECOUT_WIDTH RECOUT_HEIGHT MPC_WIDTH MPC_HEIGHT SCL_H_SCALE_RATIO_C SCL_V_SCALE_RATIO_C SCL_H_INIT_FRAC_C SCL_H_INIT_INT_C SCL_V_INIT_FRAC_BOT SCL_V_INIT_INT_BOT SCL_V_INIT_FRAC_C SCL_V_INIT_INT_C SCL_V_INIT_FRAC_BOT_C SCL_V_INIT_INT_BOT_C SCL_CHROMA_COEF_MODE SCL_COEF_RAM_SELECT_CURRENT LUT_MEM_PWR_FORCE LUT_MEM_PWR_STATE CM_GAMUT_REMAP_MODE CM_GAMUT_REMAP_C11 CM_GAMUT_REMAP_C12 CM_GAMUT_REMAP_C13 CM_GAMUT_REMAP_C14 CM_GAMUT_REMAP_C21 CM_GAMUT_REMAP_C22 CM_GAMUT_REMAP_C23 CM_GAMUT_REMAP_C24 CM_GAMUT_REMAP_C31 CM_GAMUT_REMAP_C32 CM_GAMUT_REMAP_C33 CM_GAMUT_REMAP_C34 CM_COMA_C11 CM_COMA_C12 CM_COMA_C33 CM_COMA_C34 CM_COMB_C11 CM_COMB_C12 CM_COMB_C33 CM_COMB_C34 CM_OCSC_MODE CM_OCSC_C11 CM_OCSC_C12 CM_OCSC_C33 CM_OCSC_C34 RGAM_MEM_PWR_FORCE CM_RGAM_LUT_DATA CM_RGAM_LUT_WRITE_EN_MASK CM_RGAM_LUT_WRITE_SEL CM_RGAM_LUT_INDEX CM_RGAM_RAMB_EXP_REGION_START_B CM_RGAM_RAMB_EXP_REGION_START_SEGMENT_B CM_RGAM_RAMB_EXP_REGION_START_G CM_RGAM_RAMB_EXP_REGION_START_SEGMENT_G CM_RGAM_RAMB_EXP_REGION_START_R CM_RGAM_RAMB_EXP_REGION_START_SEGMENT_R CM_RGAM_RAMB_EXP_REGION_LINEAR_SLOPE_B CM_RGAM_RAMB_EXP_REGION_LINEAR_SLOPE_G CM_RGAM_RAMB_EXP_REGION_LINEAR_SLOPE_R CM_RGAM_RAMB_EXP_REGION_END_B CM_RGAM_RAMB_EXP_REGION_END_SLOPE_B CM_RGAM_RAMB_EXP_REGION_END_BASE_B CM_RGAM_RAMB_EXP_REGION_END_G CM_RGAM_RAMB_EXP_REGION_END_SLOPE_G CM_RGAM_RAMB_EXP_REGION_END_BASE_G CM_RGAM_RAMB_EXP_REGION_END_R CM_RGAM_RAMB_EXP_REGION_END_SLOPE_R CM_RGAM_RAMB_EXP_REGION_END_BASE_R CM_RGAM_RAMB_EXP_REGION0_LUT_OFFSET CM_RGAM_RAMB_EXP_REGION0_NUM_SEGMENTS CM_RGAM_RAMB_EXP_REGION1_LUT_OFFSET CM_RGAM_RAMB_EXP_REGION1_NUM_SEGMENTS CM_RGAM_RAMB_EXP_REGION32_LUT_OFFSET CM_RGAM_RAMB_EXP_REGION32_NUM_SEGMENTS CM_RGAM_RAMB_EXP_REGION33_LUT_OFFSET CM_RGAM_RAMB_EXP_REGION33_NUM_SEGMENTS CM_RGAM_RAMA_EXP_REGION_START_B CM_RGAM_RAMA_EXP_REGION_START_SEGMENT_B CM_RGAM_RAMA_EXP_REGION_START_G CM_RGAM_RAMA_EXP_REGION_START_SEGMENT_G CM_RGAM_RAMA_EXP_REGION_START_R CM_RGAM_RAMA_EXP_REGION_START_SEGMENT_R CM_RGAM_RAMA_EXP_REGION_LINEAR_SLOPE_B CM_RGAM_RAMA_EXP_REGION_LINEAR_SLOPE_G CM_RGAM_RAMA_EXP_REGION_LINEAR_SLOPE_R CM_RGAM_RAMA_EXP_REGION_END_B CM_RGAM_RAMA_EXP_REGION_END_SLOPE_B CM_RGAM_RAMA_EXP_REGION_END_BASE_B CM_RGAM_RAMA_EXP_REGION_END_G CM_RGAM_RAMA_EXP_REGION_END_SLOPE_G CM_RGAM_RAMA_EXP_REGION_END_BASE_G CM_RGAM_RAMA_EXP_REGION_END_R CM_RGAM_RAMA_EXP_REGION_END_SLOPE_R CM_RGAM_RAMA_EXP_REGION_END_BASE_R CM_RGAM_RAMA_EXP_REGION0_LUT_OFFSET CM_RGAM_RAMA_EXP_REGION0_NUM_SEGMENTS CM_RGAM_RAMA_EXP_REGION1_LUT_OFFSET CM_RGAM_RAMA_EXP_REGION1_NUM_SEGMENTS CM_RGAM_RAMA_EXP_REGION32_LUT_OFFSET CM_RGAM_RAMA_EXP_REGION32_NUM_SEGMENTS CM_RGAM_RAMA_EXP_REGION33_LUT_OFFSET CM_RGAM_RAMA_EXP_REGION33_NUM_SEGMENTS CM_RGAM_LUT_MODE CM_CMOUT_ROUND_TRUNC_MODE CM_BLNDGAM_LUT_MODE CM_BLNDGAM_RAMB_EXP_REGION_START_B CM_BLNDGAM_RAMB_EXP_REGION_START_SEGMENT_B CM_BLNDGAM_RAMB_EXP_REGION_START_G CM_BLNDGAM_RAMB_EXP_REGION_START_SEGMENT_G CM_BLNDGAM_RAMB_EXP_REGION_START_R CM_BLNDGAM_RAMB_EXP_REGION_START_SEGMENT_R CM_BLNDGAM_RAMB_EXP_REGION_LINEAR_SLOPE_B CM_BLNDGAM_RAMB_EXP_REGION_LINEAR_SLOPE_G CM_BLNDGAM_RAMB_EXP_REGION_LINEAR_SLOPE_R CM_BLNDGAM_RAMB_EXP_REGION_END_B CM_BLNDGAM_RAMB_EXP_REGION_END_SLOPE_B CM_BLNDGAM_RAMB_EXP_REGION_END_BASE_B CM_BLNDGAM_RAMB_EXP_REGION_END_G CM_BLNDGAM_RAMB_EXP_REGION_END_SLOPE_G CM_BLNDGAM_RAMB_EXP_REGION_END_BASE_G CM_BLNDGAM_RAMB_EXP_REGION_END_R CM_BLNDGAM_RAMB_EXP_REGION_END_SLOPE_R CM_BLNDGAM_RAMB_EXP_REGION_END_BASE_R CM_BLNDGAM_RAMB_EXP_REGION0_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION0_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION1_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION1_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION2_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION2_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION3_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION3_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION4_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION4_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION5_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION5_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION6_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION6_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION7_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION7_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION8_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION8_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION9_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION9_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION10_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION10_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION11_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION11_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION12_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION12_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION13_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION13_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION14_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION14_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION15_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION15_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION16_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION16_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION17_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION17_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION18_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION18_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION19_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION19_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION20_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION20_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION21_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION21_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION22_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION22_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION23_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION23_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION24_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION24_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION25_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION25_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION26_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION26_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION27_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION27_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION28_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION28_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION29_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION29_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION30_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION30_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION31_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION31_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION32_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION32_NUM_SEGMENTS CM_BLNDGAM_RAMB_EXP_REGION33_LUT_OFFSET CM_BLNDGAM_RAMB_EXP_REGION33_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION_START_B CM_BLNDGAM_RAMA_EXP_REGION_START_SEGMENT_B CM_BLNDGAM_RAMA_EXP_REGION_START_G CM_BLNDGAM_RAMA_EXP_REGION_START_SEGMENT_G CM_BLNDGAM_RAMA_EXP_REGION_START_R CM_BLNDGAM_RAMA_EXP_REGION_START_SEGMENT_R CM_BLNDGAM_RAMA_EXP_REGION_LINEAR_SLOPE_B CM_BLNDGAM_RAMA_EXP_REGION_LINEAR_SLOPE_G CM_BLNDGAM_RAMA_EXP_REGION_LINEAR_SLOPE_R CM_BLNDGAM_RAMA_EXP_REGION_END_B CM_BLNDGAM_RAMA_EXP_REGION_END_SLOPE_B CM_BLNDGAM_RAMA_EXP_REGION_END_BASE_B CM_BLNDGAM_RAMA_EXP_REGION_END_G CM_BLNDGAM_RAMA_EXP_REGION_END_SLOPE_G CM_BLNDGAM_RAMA_EXP_REGION_END_BASE_G CM_BLNDGAM_RAMA_EXP_REGION_END_R CM_BLNDGAM_RAMA_EXP_REGION_END_SLOPE_R CM_BLNDGAM_RAMA_EXP_REGION_END_BASE_R CM_BLNDGAM_RAMA_EXP_REGION0_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION0_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION1_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION1_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION2_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION2_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION3_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION3_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION4_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION4_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION5_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION5_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION6_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION6_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION7_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION7_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION8_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION8_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION9_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION9_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION10_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION10_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION11_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION11_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION12_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION12_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION13_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION13_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION14_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION14_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION15_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION15_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION16_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION16_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION17_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION17_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION18_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION18_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION19_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION19_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION20_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION20_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION21_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION21_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION22_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION22_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION23_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION23_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION24_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION24_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION25_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION25_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION26_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION26_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION27_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION27_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION28_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION28_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION29_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION29_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION30_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION30_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION31_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION31_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION32_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION32_NUM_SEGMENTS CM_BLNDGAM_RAMA_EXP_REGION33_LUT_OFFSET CM_BLNDGAM_RAMA_EXP_REGION33_NUM_SEGMENTS CM_BLNDGAM_LUT_WRITE_EN_MASK CM_BLNDGAM_LUT_WRITE_SEL CM_BLNDGAM_CONFIG_STATUS CM_BLNDGAM_LUT_INDEX BLNDGAM_MEM_PWR_FORCE CM_3DLUT_MODE CM_3DLUT_SIZE CM_3DLUT_INDEX CM_3DLUT_DATA0 CM_3DLUT_DATA1 CM_3DLUT_DATA_30BIT CM_3DLUT_WRITE_EN_MASK CM_3DLUT_RAM_SEL CM_3DLUT_30BIT_EN CM_3DLUT_CONFIG_STATUS CM_3DLUT_READ_SEL CM_SHAPER_LUT_MODE CM_SHAPER_RAMB_EXP_REGION_START_B CM_SHAPER_RAMB_EXP_REGION_START_SEGMENT_B CM_SHAPER_RAMB_EXP_REGION_START_G CM_SHAPER_RAMB_EXP_REGION_START_SEGMENT_G CM_SHAPER_RAMB_EXP_REGION_START_R CM_SHAPER_RAMB_EXP_REGION_START_SEGMENT_R CM_SHAPER_RAMB_EXP_REGION_END_B CM_SHAPER_RAMB_EXP_REGION_END_BASE_B CM_SHAPER_RAMB_EXP_REGION_END_G CM_SHAPER_RAMB_EXP_REGION_END_BASE_G CM_SHAPER_RAMB_EXP_REGION_END_R CM_SHAPER_RAMB_EXP_REGION_END_BASE_R CM_SHAPER_RAMB_EXP_REGION0_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION0_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION1_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION1_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION2_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION2_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION3_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION3_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION4_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION4_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION5_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION5_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION6_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION6_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION7_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION7_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION8_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION8_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION9_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION9_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION10_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION10_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION11_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION11_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION12_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION12_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION13_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION13_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION14_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION14_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION15_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION15_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION16_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION16_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION17_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION17_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION18_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION18_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION19_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION19_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION20_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION20_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION21_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION21_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION22_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION22_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION23_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION23_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION24_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION24_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION25_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION25_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION26_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION26_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION27_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION27_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION28_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION28_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION29_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION29_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION30_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION30_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION31_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION31_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION32_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION32_NUM_SEGMENTS CM_SHAPER_RAMB_EXP_REGION33_LUT_OFFSET CM_SHAPER_RAMB_EXP_REGION33_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION_START_B CM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_B CM_SHAPER_RAMA_EXP_REGION_START_G CM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_G CM_SHAPER_RAMA_EXP_REGION_START_R CM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_R CM_SHAPER_RAMA_EXP_REGION_END_B CM_SHAPER_RAMA_EXP_REGION_END_BASE_B CM_SHAPER_RAMA_EXP_REGION_END_G CM_SHAPER_RAMA_EXP_REGION_END_BASE_G CM_SHAPER_RAMA_EXP_REGION_END_R CM_SHAPER_RAMA_EXP_REGION_END_BASE_R CM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION2_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION2_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION3_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION3_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION4_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION4_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION5_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION5_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION6_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION6_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION7_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION7_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION8_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION8_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION9_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION9_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION10_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION10_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION11_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION11_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION12_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION12_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION13_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION13_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION14_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION14_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION15_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION15_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION16_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION16_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION17_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION17_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION18_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION18_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION19_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION19_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION20_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION20_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION21_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION21_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION22_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION22_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION23_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION23_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION24_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION24_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION25_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION25_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION26_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION26_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION27_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION27_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION28_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION28_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION29_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION29_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION30_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION30_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION31_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION31_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION32_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION32_NUM_SEGMENTS CM_SHAPER_RAMA_EXP_REGION33_LUT_OFFSET CM_SHAPER_RAMA_EXP_REGION33_NUM_SEGMENTS CM_SHAPER_LUT_WRITE_EN_MASK CM_SHAPER_CONFIG_STATUS CM_SHAPER_LUT_WRITE_SEL CM_SHAPER_LUT_INDEX CM_SHAPER_LUT_DATA CM_DGAM_CONFIG_STATUS CM_ICSC_MODE CM_ICSC_C11 CM_ICSC_C12 CM_ICSC_C33 CM_ICSC_C34 CM_BNS_BIAS_R CM_BNS_BIAS_G CM_BNS_BIAS_B CM_BNS_SCALE_R CM_BNS_SCALE_G CM_BNS_SCALE_B CM_DGAM_RAMB_EXP_REGION_START_B CM_DGAM_RAMB_EXP_REGION_START_SEGMENT_B CM_DGAM_RAMB_EXP_REGION_START_G CM_DGAM_RAMB_EXP_REGION_START_SEGMENT_G CM_DGAM_RAMB_EXP_REGION_START_R CM_DGAM_RAMB_EXP_REGION_START_SEGMENT_R CM_DGAM_RAMB_EXP_REGION_LINEAR_SLOPE_B CM_DGAM_RAMB_EXP_REGION_LINEAR_SLOPE_G CM_DGAM_RAMB_EXP_REGION_LINEAR_SLOPE_R CM_DGAM_RAMB_EXP_REGION_END_B CM_DGAM_RAMB_EXP_REGION_END_SLOPE_B CM_DGAM_RAMB_EXP_REGION_END_BASE_B CM_DGAM_RAMB_EXP_REGION_END_G CM_DGAM_RAMB_EXP_REGION_END_SLOPE_G CM_DGAM_RAMB_EXP_REGION_END_BASE_G CM_DGAM_RAMB_EXP_REGION_END_R CM_DGAM_RAMB_EXP_REGION_END_SLOPE_R CM_DGAM_RAMB_EXP_REGION_END_BASE_R CM_DGAM_RAMB_EXP_REGION0_LUT_OFFSET CM_DGAM_RAMB_EXP_REGION0_NUM_SEGMENTS CM_DGAM_RAMB_EXP_REGION1_LUT_OFFSET CM_DGAM_RAMB_EXP_REGION1_NUM_SEGMENTS CM_DGAM_RAMB_EXP_REGION14_LUT_OFFSET CM_DGAM_RAMB_EXP_REGION14_NUM_SEGMENTS CM_DGAM_RAMB_EXP_REGION15_LUT_OFFSET CM_DGAM_RAMB_EXP_REGION15_NUM_SEGMENTS CM_DGAM_RAMA_EXP_REGION_START_B CM_DGAM_RAMA_EXP_REGION_START_SEGMENT_B CM_DGAM_RAMA_EXP_REGION_START_G CM_DGAM_RAMA_EXP_REGION_START_SEGMENT_G CM_DGAM_RAMA_EXP_REGION_START_R CM_DGAM_RAMA_EXP_REGION_START_SEGMENT_R CM_DGAM_RAMA_EXP_REGION_LINEAR_SLOPE_B CM_DGAM_RAMA_EXP_REGION_LINEAR_SLOPE_G CM_DGAM_RAMA_EXP_REGION_LINEAR_SLOPE_R CM_DGAM_RAMA_EXP_REGION_END_B CM_DGAM_RAMA_EXP_REGION_END_SLOPE_B CM_DGAM_RAMA_EXP_REGION_END_BASE_B CM_DGAM_RAMA_EXP_REGION_END_G CM_DGAM_RAMA_EXP_REGION_END_SLOPE_G CM_DGAM_RAMA_EXP_REGION_END_BASE_G CM_DGAM_RAMA_EXP_REGION_END_R CM_DGAM_RAMA_EXP_REGION_END_SLOPE_R CM_DGAM_RAMA_EXP_REGION_END_BASE_R CM_DGAM_RAMA_EXP_REGION0_LUT_OFFSET CM_DGAM_RAMA_EXP_REGION0_NUM_SEGMENTS CM_DGAM_RAMA_EXP_REGION1_LUT_OFFSET CM_DGAM_RAMA_EXP_REGION1_NUM_SEGMENTS CM_DGAM_RAMA_EXP_REGION14_LUT_OFFSET CM_DGAM_RAMA_EXP_REGION14_NUM_SEGMENTS CM_DGAM_RAMA_EXP_REGION15_LUT_OFFSET CM_DGAM_RAMA_EXP_REGION15_NUM_SEGMENTS SHARED_MEM_PWR_DIS CM_IGAM_LUT_FORMAT_R CM_IGAM_LUT_FORMAT_G CM_IGAM_LUT_FORMAT_B CM_IGAM_LUT_HOST_EN CM_IGAM_LUT_RW_MODE CM_IGAM_LUT_WRITE_EN_MASK CM_IGAM_LUT_SEL CM_IGAM_LUT_SEQ_COLOR CM_IGAM_DGAM_CONFIG_STATUS CM_DGAM_LUT_WRITE_EN_MASK CM_DGAM_LUT_WRITE_SEL CM_DGAM_LUT_INDEX CM_DGAM_LUT_DATA CM_DGAM_LUT_MODE CM_IGAM_LUT_MODE CM_IGAM_INPUT_FORMAT CM_IGAM_LUT_RW_INDEX CM_BYPASS_EN CM_BYPASS CM_TEST_DEBUG_INDEX CM_TEST_DEBUG_DATA_ID9_ICSC_MODE CM_TEST_DEBUG_DATA_ID9_OCSC_MODE FORMAT_CONTROL__ALPHA_EN DPPCLK_RATE_CONTROL CM_HDR_MULT_COEF CUR0_FP_BIAS CUR0_FP_SCALE DISPCLK_R_GATE_DISABLE dcn_dpp_mask dcn_dpp_registers DSCL_EXT_OVERSCAN_LEFT_RIGHT DSCL_EXT_OVERSCAN_TOP_BOTTOM OTG_H_BLANK OTG_V_BLANK DSCL_MEM_PWR_CTRL DSCL_MEM_PWR_STATUS DSCL_AUTOCAL DSCL_CONTROL SCL_BLACK_OFFSET SCL_COEF_RAM_TAP_SELECT DSCL_2TAP_CONTROL MPC_SIZE SCL_HORZ_FILTER_SCALE_RATIO_C SCL_VERT_FILTER_SCALE_RATIO_C SCL_HORZ_FILTER_INIT_C SCL_VERT_FILTER_INIT_BOT SCL_VERT_FILTER_INIT_C SCL_VERT_FILTER_INIT_BOT_C RECOUT_START RECOUT_SIZE CM_GAMUT_REMAP_CONTROL CM_GAMUT_REMAP_C11_C12 CM_GAMUT_REMAP_C13_C14 CM_GAMUT_REMAP_C21_C22 CM_GAMUT_REMAP_C23_C24 CM_GAMUT_REMAP_C31_C32 CM_GAMUT_REMAP_C33_C34 CM_COMA_C11_C12 CM_COMA_C33_C34 CM_COMB_C11_C12 CM_COMB_C33_C34 CM_OCSC_CONTROL CM_OCSC_C11_C12 CM_OCSC_C33_C34 CM_MEM_PWR_CTRL CM_RGAM_RAMB_START_CNTL_B CM_RGAM_RAMB_START_CNTL_G CM_RGAM_RAMB_START_CNTL_R CM_RGAM_RAMB_SLOPE_CNTL_B CM_RGAM_RAMB_SLOPE_CNTL_G CM_RGAM_RAMB_SLOPE_CNTL_R CM_RGAM_RAMB_END_CNTL1_B CM_RGAM_RAMB_END_CNTL2_B CM_RGAM_RAMB_END_CNTL1_G CM_RGAM_RAMB_END_CNTL2_G CM_RGAM_RAMB_END_CNTL1_R CM_RGAM_RAMB_END_CNTL2_R CM_RGAM_RAMB_REGION_0_1 CM_RGAM_RAMB_REGION_32_33 CM_RGAM_RAMA_START_CNTL_B CM_RGAM_RAMA_START_CNTL_G CM_RGAM_RAMA_START_CNTL_R CM_RGAM_RAMA_SLOPE_CNTL_B CM_RGAM_RAMA_SLOPE_CNTL_G CM_RGAM_RAMA_SLOPE_CNTL_R CM_RGAM_RAMA_END_CNTL1_B CM_RGAM_RAMA_END_CNTL2_B CM_RGAM_RAMA_END_CNTL1_G CM_RGAM_RAMA_END_CNTL2_G CM_RGAM_RAMA_END_CNTL1_R CM_RGAM_RAMA_END_CNTL2_R CM_RGAM_RAMA_REGION_0_1 CM_RGAM_RAMA_REGION_32_33 CM_RGAM_CONTROL CM_CMOUT_CONTROL CM_BLNDGAM_CONTROL CM_BLNDGAM_RAMB_START_CNTL_B CM_BLNDGAM_RAMB_START_CNTL_G CM_BLNDGAM_RAMB_START_CNTL_R CM_BLNDGAM_RAMB_SLOPE_CNTL_B CM_BLNDGAM_RAMB_SLOPE_CNTL_G CM_BLNDGAM_RAMB_SLOPE_CNTL_R CM_BLNDGAM_RAMB_END_CNTL1_B CM_BLNDGAM_RAMB_END_CNTL2_B CM_BLNDGAM_RAMB_END_CNTL1_G CM_BLNDGAM_RAMB_END_CNTL2_G CM_BLNDGAM_RAMB_END_CNTL1_R CM_BLNDGAM_RAMB_END_CNTL2_R CM_BLNDGAM_RAMB_REGION_0_1 CM_BLNDGAM_RAMB_REGION_2_3 CM_BLNDGAM_RAMB_REGION_4_5 CM_BLNDGAM_RAMB_REGION_6_7 CM_BLNDGAM_RAMB_REGION_8_9 CM_BLNDGAM_RAMB_REGION_10_11 CM_BLNDGAM_RAMB_REGION_12_13 CM_BLNDGAM_RAMB_REGION_14_15 CM_BLNDGAM_RAMB_REGION_16_17 CM_BLNDGAM_RAMB_REGION_18_19 CM_BLNDGAM_RAMB_REGION_20_21 CM_BLNDGAM_RAMB_REGION_22_23 CM_BLNDGAM_RAMB_REGION_24_25 CM_BLNDGAM_RAMB_REGION_26_27 CM_BLNDGAM_RAMB_REGION_28_29 CM_BLNDGAM_RAMB_REGION_30_31 CM_BLNDGAM_RAMB_REGION_32_33 CM_BLNDGAM_RAMA_START_CNTL_B CM_BLNDGAM_RAMA_START_CNTL_G CM_BLNDGAM_RAMA_START_CNTL_R CM_BLNDGAM_RAMA_SLOPE_CNTL_B CM_BLNDGAM_RAMA_SLOPE_CNTL_G CM_BLNDGAM_RAMA_SLOPE_CNTL_R CM_BLNDGAM_RAMA_END_CNTL1_B CM_BLNDGAM_RAMA_END_CNTL2_B CM_BLNDGAM_RAMA_END_CNTL1_G CM_BLNDGAM_RAMA_END_CNTL2_G CM_BLNDGAM_RAMA_END_CNTL1_R CM_BLNDGAM_RAMA_END_CNTL2_R CM_BLNDGAM_RAMA_REGION_0_1 CM_BLNDGAM_RAMA_REGION_2_3 CM_BLNDGAM_RAMA_REGION_4_5 CM_BLNDGAM_RAMA_REGION_6_7 CM_BLNDGAM_RAMA_REGION_8_9 CM_BLNDGAM_RAMA_REGION_10_11 CM_BLNDGAM_RAMA_REGION_12_13 CM_BLNDGAM_RAMA_REGION_14_15 CM_BLNDGAM_RAMA_REGION_16_17 CM_BLNDGAM_RAMA_REGION_18_19 CM_BLNDGAM_RAMA_REGION_20_21 CM_BLNDGAM_RAMA_REGION_22_23 CM_BLNDGAM_RAMA_REGION_24_25 CM_BLNDGAM_RAMA_REGION_26_27 CM_BLNDGAM_RAMA_REGION_28_29 CM_BLNDGAM_RAMA_REGION_30_31 CM_BLNDGAM_RAMA_REGION_32_33 CM_3DLUT_DATA CM_3DLUT_READ_WRITE_CONTROL CM_SHAPER_CONTROL CM_SHAPER_RAMB_START_CNTL_B CM_SHAPER_RAMB_START_CNTL_G CM_SHAPER_RAMB_START_CNTL_R CM_SHAPER_RAMB_END_CNTL_B CM_SHAPER_RAMB_END_CNTL_G CM_SHAPER_RAMB_END_CNTL_R CM_SHAPER_RAMB_REGION_0_1 CM_SHAPER_RAMB_REGION_2_3 CM_SHAPER_RAMB_REGION_4_5 CM_SHAPER_RAMB_REGION_6_7 CM_SHAPER_RAMB_REGION_8_9 CM_SHAPER_RAMB_REGION_10_11 CM_SHAPER_RAMB_REGION_12_13 CM_SHAPER_RAMB_REGION_14_15 CM_SHAPER_RAMB_REGION_16_17 CM_SHAPER_RAMB_REGION_18_19 CM_SHAPER_RAMB_REGION_20_21 CM_SHAPER_RAMB_REGION_22_23 CM_SHAPER_RAMB_REGION_24_25 CM_SHAPER_RAMB_REGION_26_27 CM_SHAPER_RAMB_REGION_28_29 CM_SHAPER_RAMB_REGION_30_31 CM_SHAPER_RAMB_REGION_32_33 CM_SHAPER_RAMA_START_CNTL_B CM_SHAPER_RAMA_START_CNTL_G CM_SHAPER_RAMA_START_CNTL_R CM_SHAPER_RAMA_END_CNTL_B CM_SHAPER_RAMA_END_CNTL_G CM_SHAPER_RAMA_END_CNTL_R CM_SHAPER_RAMA_REGION_0_1 CM_SHAPER_RAMA_REGION_2_3 CM_SHAPER_RAMA_REGION_4_5 CM_SHAPER_RAMA_REGION_6_7 CM_SHAPER_RAMA_REGION_8_9 CM_SHAPER_RAMA_REGION_10_11 CM_SHAPER_RAMA_REGION_12_13 CM_SHAPER_RAMA_REGION_14_15 CM_SHAPER_RAMA_REGION_16_17 CM_SHAPER_RAMA_REGION_18_19 CM_SHAPER_RAMA_REGION_20_21 CM_SHAPER_RAMA_REGION_22_23 CM_SHAPER_RAMA_REGION_24_25 CM_SHAPER_RAMA_REGION_26_27 CM_SHAPER_RAMA_REGION_28_29 CM_SHAPER_RAMA_REGION_30_31 CM_SHAPER_RAMA_REGION_32_33 CM_ICSC_CONTROL CM_ICSC_C11_C12 CM_ICSC_C33_C34 CM_BNS_VALUES_R CM_BNS_VALUES_G CM_BNS_VALUES_B CM_DGAM_RAMB_START_CNTL_B CM_DGAM_RAMB_START_CNTL_G CM_DGAM_RAMB_START_CNTL_R CM_DGAM_RAMB_SLOPE_CNTL_B CM_DGAM_RAMB_SLOPE_CNTL_G CM_DGAM_RAMB_SLOPE_CNTL_R CM_DGAM_RAMB_END_CNTL1_B CM_DGAM_RAMB_END_CNTL2_B CM_DGAM_RAMB_END_CNTL1_G CM_DGAM_RAMB_END_CNTL2_G CM_DGAM_RAMB_END_CNTL1_R CM_DGAM_RAMB_END_CNTL2_R CM_DGAM_RAMB_REGION_0_1 CM_DGAM_RAMB_REGION_14_15 CM_DGAM_RAMA_START_CNTL_B CM_DGAM_RAMA_START_CNTL_G CM_DGAM_RAMA_START_CNTL_R CM_DGAM_RAMA_SLOPE_CNTL_B CM_DGAM_RAMA_SLOPE_CNTL_G CM_DGAM_RAMA_SLOPE_CNTL_R CM_DGAM_RAMA_END_CNTL1_B CM_DGAM_RAMA_END_CNTL2_B CM_DGAM_RAMA_END_CNTL1_G CM_DGAM_RAMA_END_CNTL2_G CM_DGAM_RAMA_END_CNTL1_R CM_DGAM_RAMA_END_CNTL2_R CM_DGAM_RAMA_REGION_0_1 CM_DGAM_RAMA_REGION_14_15 CM_CONTROL CM_DGAM_CONTROL CM_IGAM_CONTROL CM_IGAM_LUT_RW_CONTROL CM_TEST_DEBUG_DATA DPP_CONTROL CURSOR0_FP_SCALE_BIAS dcn10_dpp tf_regs tf_shift tf_mask is_write_to_ram_a_safe pwl_data OTG_GLOBAL_CONTROL1 OTG_GLOBAL_CONTROL2 OTG_VERT_SYNC_CONTROL OTG_MASTER_UPDATE_MODE OTG_GSL_CONTROL OTG_VSTARTUP_PARAM OTG_VUPDATE_PARAM OTG_VREADY_PARAM OTG_BLANK_CONTROL OTG_MASTER_UPDATE_LOCK OTG_GLOBAL_CONTROL0 OTG_DOUBLE_BUFFER_CONTROL OTG_H_TOTAL OTG_H_BLANK_START_END OTG_H_SYNC_A OTG_H_SYNC_A_CNTL OTG_H_TIMING_CNTL OTG_V_TOTAL OTG_V_BLANK_START_END OTG_V_SYNC_A OTG_V_SYNC_A_CNTL OTG_INTERLACE_CONTROL OTG_CONTROL OTG_STEREO_CONTROL OTG_3D_STRUCTURE_CONTROL OTG_STEREO_STATUS OTG_V_TOTAL_MAX OTG_V_TOTAL_MID OTG_V_TOTAL_MIN OTG_V_TOTAL_CONTROL OTG_V_COUNT_STOP_CONTROL OTG_V_COUNT_STOP_CONTROL2 OTG_TRIGA_CNTL OTG_TRIGA_MANUAL_TRIG OTG_MANUAL_FLOW_CONTROL OTG_FORCE_COUNT_NOW_CNTL OTG_STATIC_SCREEN_CONTROL OTG_STATUS_FRAME_COUNT OTG_STATUS OTG_STATUS_POSITION OTG_NOM_VERT_POSITION OTG_BLACK_COLOR OTG_TEST_PATTERN_PARAMETERS OTG_TEST_PATTERN_CONTROL OTG_TEST_PATTERN_COLOR OTG_CLOCK_CONTROL OTG_VERTICAL_INTERRUPT0_CONTROL OTG_VERTICAL_INTERRUPT0_POSITION OTG_VERTICAL_INTERRUPT1_CONTROL OTG_VERTICAL_INTERRUPT1_POSITION OTG_VERTICAL_INTERRUPT2_CONTROL OTG_VERTICAL_INTERRUPT2_POSITION OPTC_INPUT_CLOCK_CONTROL OPTC_DATA_SOURCE_SELECT OPTC_MEMORY_CONFIG OPTC_INPUT_GLOBAL_CONTROL OTG_GSL_WINDOW_X OTG_GSL_WINDOW_Y OTG_VUPDATE_KEEPOUT OTG_CRC_CNTL OTG_CRC_CNTL2 OTG_CRC0_DATA_RG OTG_CRC0_DATA_B OTG_CRC1_DATA_B OTG_CRC2_DATA_B OTG_CRC3_DATA_B OTG_CRC1_DATA_RG OTG_CRC2_DATA_RG OTG_CRC3_DATA_RG OTG_CRC0_WINDOWA_X_CONTROL OTG_CRC0_WINDOWA_Y_CONTROL OTG_CRC0_WINDOWB_X_CONTROL OTG_CRC0_WINDOWB_Y_CONTROL OTG_CRC1_WINDOWA_X_CONTROL OTG_CRC1_WINDOWA_Y_CONTROL OTG_CRC1_WINDOWB_X_CONTROL OTG_CRC1_WINDOWB_Y_CONTROL GSL_SOURCE_SELECT DWB_SOURCE_SELECT OTG_DSC_START_POSITION OPTC_DATA_FORMAT_CONTROL OPTC_BYTES_PER_PIXEL OPTC_WIDTH_CONTROL OTG_DRR_CONTROL OTG_BLANK_DATA_COLOR OTG_BLANK_DATA_COLOR_EXT OTG_DRR_TRIGGER_WINDOW OTG_M_CONST_DTO0 OTG_M_CONST_DTO1 OTG_DRR_V_TOTAL_CHANGE OTG_GLOBAL_CONTROL4 OTG_CRC0_WINDOWA_X_CONTROL_READBACK OTG_CRC0_WINDOWA_Y_CONTROL_READBACK OTG_CRC0_WINDOWB_X_CONTROL_READBACK OTG_CRC0_WINDOWB_Y_CONTROL_READBACK OTG_CRC1_WINDOWA_X_CONTROL_READBACK OTG_CRC1_WINDOWA_Y_CONTROL_READBACK OTG_CRC1_WINDOWB_X_CONTROL_READBACK OTG_CRC1_WINDOWB_Y_CONTROL_READBACK OPTC_CLOCK_CONTROL OPTC_WIDTH_CONTROL2 OTG_PSTATE_REGISTER OTG_PIPE_UPDATE_STATUS INTERRUPT_DEST VSTARTUP_START VUPDATE_OFFSET VUPDATE_WIDTH VREADY_OFFSET OTG_BLANK_DATA_EN OTG_BLANK_DE_MODE OTG_CURRENT_BLANK_STATE UPDATE_LOCK_STATUS OTG_UPDATE_PENDING OTG_MASTER_UPDATE_LOCK_SEL OTG_BLANK_DATA_DOUBLE_BUFFER_EN OTG_H_SYNC_A_START OTG_H_SYNC_A_END OTG_H_SYNC_A_POL OTG_H_TIMING_DIV_BY2 OTG_V_SYNC_A_START OTG_V_SYNC_A_END OTG_V_SYNC_A_POL OTG_INTERLACE_ENABLE OTG_MASTER_EN OTG_START_POINT_CNTL OTG_DISABLE_POINT_CNTL OTG_FIELD_NUMBER_CNTL OTG_CURRENT_MASTER_EN_STATE OTG_STEREO_EN OTG_STEREO_SYNC_OUTPUT_LINE_NUM OTG_STEREO_SYNC_OUTPUT_POLARITY OTG_STEREO_EYE_FLAG_POLARITY OTG_STEREO_CURRENT_EYE OTG_DISABLE_STEREOSYNC_OUTPUT_FOR_DP OTG_3D_STRUCTURE_EN OTG_3D_STRUCTURE_V_UPDATE_MODE OTG_3D_STRUCTURE_STEREO_SEL_OVR OTG_V_TOTAL_MIN_SEL OTG_V_TOTAL_MAX_SEL OTG_VTOTAL_MID_REPLACING_MAX_EN OTG_VTOTAL_MID_FRAME_NUM OTG_FORCE_LOCK_ON_EVENT OTG_SET_V_TOTAL_MIN_MASK_EN OTG_SET_V_TOTAL_MIN_MASK OTG_FORCE_COUNT_NOW_CLEAR OTG_FORCE_COUNT_NOW_MODE OTG_FORCE_COUNT_NOW_OCCURRED OTG_TRIGA_SOURCE_SELECT OTG_TRIGA_SOURCE_PIPE_SELECT OTG_TRIGA_RISING_EDGE_DETECT_CNTL OTG_TRIGA_FALLING_EDGE_DETECT_CNTL OTG_TRIGA_POLARITY_SELECT OTG_TRIGA_FREQUENCY_SELECT OTG_TRIGA_DELAY OTG_TRIGA_CLEAR OTG_STATIC_SCREEN_EVENT_MASK OTG_STATIC_SCREEN_FRAME_COUNT OTG_FRAME_COUNT OTG_V_ACTIVE_DISP OTG_HORZ_COUNT OTG_VERT_COUNT OTG_VERT_COUNT_NOM OTG_BLACK_COLOR_B_CB OTG_BLACK_COLOR_G_Y OTG_BLACK_COLOR_R_CR OTG_BLANK_DATA_COLOR_BLUE_CB OTG_BLANK_DATA_COLOR_GREEN_Y OTG_BLANK_DATA_COLOR_RED_CR OTG_BLANK_DATA_COLOR_BLUE_CB_EXT OTG_BLANK_DATA_COLOR_GREEN_Y_EXT OTG_BLANK_DATA_COLOR_RED_CR_EXT OTG_VTOTAL_MID_REPLACING_MIN_EN OTG_TEST_PATTERN_INC0 OTG_TEST_PATTERN_INC1 OTG_TEST_PATTERN_VRES OTG_TEST_PATTERN_HRES OTG_TEST_PATTERN_RAMP0_OFFSET OTG_TEST_PATTERN_EN OTG_TEST_PATTERN_MODE OTG_TEST_PATTERN_DYNAMIC_RANGE OTG_TEST_PATTERN_COLOR_FORMAT OTG_TEST_PATTERN_MASK OTG_TEST_PATTERN_DATA OTG_BUSY OTG_CLOCK_EN OTG_CLOCK_ON OTG_CLOCK_GATE_DIS OTG_VERTICAL_INTERRUPT0_INT_ENABLE OTG_VERTICAL_INTERRUPT0_LINE_START OTG_VERTICAL_INTERRUPT0_LINE_END OTG_VERTICAL_INTERRUPT1_INT_ENABLE OTG_VERTICAL_INTERRUPT1_LINE_START OTG_VERTICAL_INTERRUPT2_INT_ENABLE OTG_VERTICAL_INTERRUPT2_LINE_START OPTC_INPUT_CLK_EN OPTC_INPUT_CLK_ON OPTC_INPUT_CLK_GATE_DIS OPTC_UNDERFLOW_OCCURRED_STATUS OPTC_UNDERFLOW_CLEAR OPTC_SRC_SEL VTG0_ENABLE VTG0_FP2 VTG0_VCOUNT_INIT OTG_FORCE_VSYNC_NEXT_LINE_OCCURRED OTG_FORCE_VSYNC_NEXT_LINE_CLEAR OTG_AUTO_FORCE_VSYNC_MODE MASTER_UPDATE_INTERLACED_MODE OTG_GSL0_EN OTG_GSL1_EN OTG_GSL2_EN OTG_GSL_MASTER_EN OTG_GSL_FORCE_DELAY OTG_GSL_CHECK_ALL_FIELDS OTG_GSL_WINDOW_START_X OTG_GSL_WINDOW_END_X OTG_GSL_WINDOW_START_Y OTG_GSL_WINDOW_END_Y OTG_RANGE_TIMING_DBUF_UPDATE_MODE OTG_GSL_MASTER_MODE OTG_MASTER_UPDATE_LOCK_GSL_EN MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_START_OFFSET MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_END_OFFSET OTG_MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_EN OTG_CRC_CONT_EN OTG_CRC0_SELECT OTG_CRC1_SELECT OTG_CRC_EN CRC0_R_CR CRC0_G_Y CRC0_B_CB CRC1_R_CR CRC1_G_Y CRC1_B_CB CRC2_R_CR CRC2_G_Y CRC2_B_CB CRC3_R_CR CRC3_G_Y CRC3_B_CB OTG_CRC0_WINDOWA_X_START OTG_CRC0_WINDOWA_X_END OTG_CRC0_WINDOWA_Y_START OTG_CRC0_WINDOWA_Y_END OTG_CRC0_WINDOWB_X_START OTG_CRC0_WINDOWB_X_END OTG_CRC0_WINDOWB_Y_START OTG_CRC0_WINDOWB_Y_END OTG_CRC_WINDOW_DB_EN OTG_CRC1_WINDOWA_X_START OTG_CRC1_WINDOWA_X_END OTG_CRC1_WINDOWA_Y_START OTG_CRC1_WINDOWA_Y_END OTG_CRC1_WINDOWB_X_START OTG_CRC1_WINDOWB_X_END OTG_CRC1_WINDOWB_Y_START OTG_CRC1_WINDOWB_Y_END GSL0_READY_SOURCE_SEL GSL1_READY_SOURCE_SEL GSL2_READY_SOURCE_SEL MANUAL_FLOW_CONTROL MANUAL_FLOW_CONTROL_SEL OTG_V_SYNC_MODE OTG_DRR_TRIGGER_WINDOW_START_X OTG_DRR_TRIGGER_WINDOW_END_X OTG_DRR_V_TOTAL_CHANGE_LIMIT OTG_OUT_MUX OTG_M_CONST_DTO_PHASE OTG_M_CONST_DTO_MODULO MASTER_UPDATE_LOCK_DB_X MASTER_UPDATE_LOCK_DB_Y MASTER_UPDATE_LOCK_DB_EN GLOBAL_UPDATE_LOCK_EN DIG_UPDATE_LOCATION OTG_DSC_START_POSITION_X OTG_DSC_START_POSITION_LINE_NUM OPTC_NUM_OF_INPUT_SEGMENT OPTC_SEG0_SRC_SEL OPTC_SEG1_SRC_SEL OPTC_SEG2_SRC_SEL OPTC_SEG3_SRC_SEL OPTC_MEM_SEL OPTC_DATA_FORMAT OPTC_DSC_MODE OPTC_DSC_BYTES_PER_PIXEL OPTC_DSC_SLICE_WIDTH OPTC_SEGMENT_WIDTH OPTC_DWB0_SOURCE_SELECT OPTC_DWB1_SOURCE_SELECT MASTER_UPDATE_LOCK_DB_START_X MASTER_UPDATE_LOCK_DB_END_X MASTER_UPDATE_LOCK_DB_START_Y MASTER_UPDATE_LOCK_DB_END_Y DIG_UPDATE_POSITION_X DIG_UPDATE_POSITION_Y OTG_H_TIMING_DIV_MODE OTG_DRR_TIMING_DBUF_UPDATE_MODE OTG_CRC_DSC_MODE OTG_CRC_DATA_STREAM_COMBINE_MODE OTG_CRC_DATA_STREAM_SPLIT_MODE OTG_CRC_DATA_FORMAT OTG_V_TOTAL_LAST_USED_BY_DRR OTG_DRR_TIMING_DBUF_UPDATE_PENDING OTG_H_TIMING_DIV_MODE_DB_UPDATE_PENDING OPTC_DOUBLE_BUFFER_PENDING OTG_FLIP_PENDING OTG_DC_REG_UPDATE_PENDING OTG_CURSOR_UPDATE_PENDING OTG_VUPDATE_KEEPOUT_STATUS OTG0_IHC_OTG_VERTICAL_INTERRUPT2_DEST OTG_H_TIMING_DIV_MODE_MANUAL OTG_CRC0_WINDOWA_X_START_READBACK OTG_CRC0_WINDOWA_X_END_READBACK OTG_CRC0_WINDOWA_Y_START_READBACK OTG_CRC0_WINDOWA_Y_END_READBACK OTG_CRC0_WINDOWB_X_START_READBACK OTG_CRC0_WINDOWB_X_END_READBACK OTG_CRC0_WINDOWB_Y_START_READBACK OTG_CRC0_WINDOWB_Y_END_READBACK OTG_CRC1_WINDOWA_X_START_READBACK OTG_CRC1_WINDOWA_X_END_READBACK OTG_CRC1_WINDOWA_Y_START_READBACK OTG_CRC1_WINDOWA_Y_END_READBACK OTG_CRC1_WINDOWB_X_START_READBACK OTG_CRC1_WINDOWB_X_END_READBACK OTG_CRC1_WINDOWB_Y_START_READBACK OTG_CRC1_WINDOWB_Y_END_READBACK OPTC_FGCG_REP_DIS OTG_V_COUNT_STOP OTG_V_COUNT_STOP_TIMER OPTC_SEGMENT_WIDTH_LAST OTG_PSTATE_KEEPOUT_START OTG_PSTATE_EXTEND OTG_UNBLANK OTG_PSTATE_ALLOW_WIDTH_MIN dcn10_opp_registers FMT_MAP420_MEMORY_CONTROL OPPBUF_CONTROL OPPBUF_CONTROL1 OPPBUF_3D_PARAMETERS_0 OPPBUF_3D_PARAMETERS_1 OPP_PIPE_CONTROL dcn10_opp_shift FMT_MAP420MEM_PWR_FORCE OPPBUF_ACTIVE_WIDTH OPPBUF_PIXEL_REPETITION OPPBUF_DISPLAY_SEGMENTATION OPPBUF_OVERLAP_PIXEL_NUM OPPBUF_NUM_SEGMENT_PADDED_PIXELS OPPBUF_3D_VACT_SPACE1_SIZE OPPBUF_3D_VACT_SPACE2_SIZE dcn10_opp_mask dcn10_opp dcn10_link_enc_aux_registers AUX_DPHY_TX_CONTROL dcn10_link_enc_hpd_registers dcn10_link_enc_registers DIG_CLOCK_PATTERN TMDS_CTL_BITS CLOCK_ENABLE DIG_LANE_ENABLE CHANNEL_XBAR_CNTL RDPCSTX_PHY_CNTL3 RDPCSTX_PHY_CNTL4 RDPCSTX_PHY_CNTL5 RDPCSTX_PHY_CNTL6 RDPCSPIPE_PHY_CNTL6 RDPCSTX_PHY_CNTL7 RDPCSTX_PHY_CNTL8 RDPCSTX_PHY_CNTL9 RDPCSTX_PHY_CNTL10 RDPCSTX_PHY_CNTL11 RDPCSTX_PHY_CNTL12 RDPCSTX_PHY_CNTL13 RDPCSTX_PHY_CNTL14 RDPCSTX_PHY_CNTL15 RDPCSTX_CNTL RDPCSTX_CLOCK_CNTL RDPCSTX_PHY_CNTL0 RDPCSTX_PHY_CNTL2 RDPCSTX_PLL_UPDATE_DATA RDPCS_TX_CR_ADDR RDPCS_TX_CR_DATA DPCSTX_TX_CLOCK_CNTL DPCSTX_TX_CNTL RDPCSTX_INTERRUPT_CONTROL RDPCSTX_PHY_FUSE0 RDPCSTX_PHY_FUSE1 RDPCSTX_PHY_FUSE2 RDPCSTX_PHY_FUSE3 RDPCSTX_PHY_RX_LD_VAL DPCSTX_DEBUG_CONFIG RDPCSTX_DEBUG_CONFIG RDPCSTX0_RDPCSTX_SCRATCH RDPCSTX_DMCU_DPALT_DIS_BLOCK_REG DCIO_SOFT_RESET RAWLANE0_DIG_PCS_XF_RX_OVRD_IN_2 RAWLANE0_DIG_PCS_XF_RX_OVRD_IN_3 RAWLANE1_DIG_PCS_XF_RX_OVRD_IN_2 RAWLANE1_DIG_PCS_XF_RX_OVRD_IN_3 RAWLANE2_DIG_PCS_XF_RX_OVRD_IN_2 RAWLANE2_DIG_PCS_XF_RX_OVRD_IN_3 RAWLANE3_DIG_PCS_XF_RX_OVRD_IN_2 RAWLANE3_DIG_PCS_XF_RX_OVRD_IN_3 TMDS_DCBALANCER_CONTROL PHYA_LINK_CNTL2 PHYB_LINK_CNTL2 PHYC_LINK_CNTL2 DIO_LINKA_CNTL DIO_LINKB_CNTL DIO_LINKC_CNTL DIO_LINKD_CNTL DIO_LINKE_CNTL DIO_LINKF_CNTL DIO_CLK_CNTL DIG_BE_CLK_CNTL dcn10_link_enc_shift DIG_ENABLE DIG_HPD_SELECT DIG_MODE DIG_FE_SOURCE_SELECT DPHY_BYPASS DPHY_ATEST_SEL_LANE0 DPHY_ATEST_SEL_LANE1 DPHY_ATEST_SEL_LANE2 DPHY_ATEST_SEL_LANE3 DPHY_PRBS_EN DPHY_PRBS_SEL DPHY_SYM1 DPHY_SYM2 DPHY_SYM3 DPHY_SYM4 DPHY_SYM5 DPHY_SYM6 DPHY_SYM7 DPHY_SYM8 DPHY_SCRAMBLER_BS_COUNT DPHY_SCRAMBLER_ADVANCE DPHY_TRAINING_PATTERN_SEL DP_LINK_TRAINING_COMPLETE DP_IDLE_BS_INTERVAL DP_VBID_DISABLE DP_VID_ENHANCED_FRAME_MODE DP_UDI_LANES DP_MSE_SAT_SRC0 DP_MSE_SAT_SRC1 DP_MSE_SAT_SRC2 DP_MSE_SAT_SRC3 DP_MSE_SAT_SLOT_COUNT0 DP_MSE_SAT_SLOT_COUNT1 DP_MSE_SAT_SLOT_COUNT2 DP_MSE_SAT_SLOT_COUNT3 DP_MSE_16_MTP_KEEPOUT DC_HPD_EN TMDS_CTL0 AUX_HPD_SEL AUX_LS_READ_EN AUX_RX_RECEIVE_WINDOW DIG_LANE0EN DIG_LANE1EN DIG_LANE2EN DIG_LANE3EN DIG_CLK_EN SYMCLKA_CLOCK_ENABLE DPHY_FEC_EN DPHY_FEC_READY_SHADOW DPHY_FEC_ACTIVE_STATUS RDPCS_PHY_DP_TX0_DATA_EN RDPCS_PHY_DP_TX1_DATA_EN RDPCS_PHY_DP_TX2_DATA_EN RDPCS_PHY_DP_TX3_DATA_EN RDPCS_PHY_DP_TX0_PSTATE RDPCS_PHY_DP_TX1_PSTATE RDPCS_PHY_DP_TX2_PSTATE RDPCS_PHY_DP_TX3_PSTATE RDPCS_PHY_DP_TX0_MPLL_EN RDPCS_PHY_DP_TX1_MPLL_EN RDPCS_PHY_DP_TX2_MPLL_EN RDPCS_PHY_DP_TX3_MPLL_EN RDPCS_TX_FIFO_LANE0_EN RDPCS_TX_FIFO_LANE1_EN RDPCS_TX_FIFO_LANE2_EN RDPCS_TX_FIFO_LANE3_EN RDPCS_EXT_REFCLK_EN RDPCS_TX_FIFO_EN UNIPHY_LINK_ENABLE UNIPHY_CHANNEL0_XBAR_SOURCE UNIPHY_CHANNEL1_XBAR_SOURCE UNIPHY_CHANNEL2_XBAR_SOURCE UNIPHY_CHANNEL3_XBAR_SOURCE UNIPHY_CHANNEL0_INVERT UNIPHY_CHANNEL1_INVERT UNIPHY_CHANNEL2_INVERT UNIPHY_CHANNEL3_INVERT UNIPHY_LINK_ENABLE_HPD_MASK UNIPHY_LANE_STAGGER_DELAY RDPCS_SRAMCLK_BYPASS RDPCS_SRAMCLK_EN RDPCS_SRAMCLK_CLOCK_ON DPCS_TX_FIFO_EN RDPCS_PHY_DP_TX0_DISABLE RDPCS_PHY_DP_TX1_DISABLE RDPCS_PHY_DP_TX2_DISABLE RDPCS_PHY_DP_TX3_DISABLE RDPCS_PHY_DP_TX0_CLK_RDY RDPCS_PHY_DP_TX1_CLK_RDY RDPCS_PHY_DP_TX2_CLK_RDY RDPCS_PHY_DP_TX3_CLK_RDY RDPCS_PHY_DP_TX0_REQ RDPCS_PHY_DP_TX1_REQ RDPCS_PHY_DP_TX2_REQ RDPCS_PHY_DP_TX3_REQ RDPCS_PHY_DP_TX0_ACK RDPCS_PHY_DP_TX1_ACK RDPCS_PHY_DP_TX2_ACK RDPCS_PHY_DP_TX3_ACK RDPCS_PHY_DP_TX0_RESET RDPCS_PHY_DP_TX1_RESET RDPCS_PHY_DP_TX2_RESET RDPCS_PHY_DP_TX3_RESET RDPCS_PHY_RESET RDPCS_PHY_CR_MUX_SEL RDPCS_PHY_REF_RANGE RDPCS_PHY_DP4_POR RDPCS_SRAM_BYPASS RDPCS_SRAM_EXT_LD_DONE RDPCS_PHY_DP_TX0_TERM_CTRL RDPCS_PHY_DP_TX1_TERM_CTRL RDPCS_PHY_DP_TX2_TERM_CTRL RDPCS_PHY_DP_TX3_TERM_CTRL RDPCS_PHY_DP_REF_CLK_MPLLB_DIV RDPCS_PHY_DP_MPLLB_MULTIPLIER RDPCS_PHY_DP_MPLLB_SSC_EN RDPCS_PHY_DP_MPLLB_DIV5_CLK_EN RDPCS_PHY_DP_MPLLB_TX_CLK_DIV RDPCS_PHY_DP_MPLLB_WORD_DIV2_EN RDPCS_PHY_DP_MPLLB_FRACN_EN RDPCS_PHY_DP_MPLLB_PMIX_EN RDPCS_PHY_DP_MPLLB_FRACN_QUOT RDPCS_PHY_DP_MPLLB_FRACN_DEN RDPCS_PHY_DP_MPLLB_FRACN_REM RDPCS_PHY_DP_MPLLB_SSC_UP_SPREAD RDPCS_PHY_DP_MPLLB_SSC_STEPSIZE RDPCS_PHY_DP_MPLLB_SSC_PEAK RDPCS_PHY_DP_MPLLB_DIV_CLK_EN RDPCS_PHY_DP_MPLLB_DIV_MULTIPLIER RDPCS_PHY_TX_VBOOST_LVL RDPCS_PHY_HDMIMODE_ENABLE RDPCS_PHY_DP_REF_CLK_EN RDPCS_PLL_UPDATE_DATA RDPCS_SRAM_INIT_DONE RDPCS_PHY_HDMI_MPLLB_HDMI_DIV RDPCS_PHY_DP_MPLLB_STATE RDPCS_PHY_DP_TX0_WIDTH RDPCS_PHY_DP_TX0_RATE RDPCS_PHY_DP_TX1_WIDTH RDPCS_PHY_DP_TX1_RATE RDPCS_PHY_DP_TX2_WIDTH RDPCS_PHY_DP_TX2_RATE RDPCS_PHY_DP_TX3_WIDTH RDPCS_PHY_DP_TX3_RATE DPCS_SYMCLK_CLOCK_ON DPCS_SYMCLK_GATE_DIS DPCS_SYMCLK_EN RDPCS_SYMCLK_DIV2_CLOCK_ON RDPCS_SYMCLK_DIV2_GATE_DIS RDPCS_SYMCLK_DIV2_EN DPCS_TX_DATA_SWAP DPCS_TX_DATA_ORDER_INVERT DPCS_TX_FIFO_RD_START_DELAY RDPCS_TX_FIFO_RD_START_DELAY RDPCS_REG_FIFO_ERROR_MASK RDPCS_TX_FIFO_ERROR_MASK RDPCS_DPALT_DISABLE_TOGGLE_MASK RDPCS_DPALT_4LANE_TOGGLE_MASK RDPCS_PHY_DPALT_DP4 RDPCS_PHY_DPALT_DISABLE RDPCS_PHY_DPALT_DISABLE_ACK RDPCS_PHY_DP_MPLLB_V2I RDPCS_PHY_DP_MPLLB_FREQ_VCO RDPCS_PHY_DP_MPLLB_CP_INT_GS RDPCS_PHY_RX_VREF_CTRL RDPCS_PHY_DP_MPLLB_CP_INT RDPCS_PHY_DP_MPLLB_CP_PROP RDPCS_PHY_RX_REF_LD_VAL RDPCS_PHY_RX_VCO_LD_VAL RDPCS_PHY_DP_TX0_EQ_MAIN RDPCS_PHY_DP_TX0_EQ_PRE RDPCS_PHY_DP_TX0_EQ_POST RDPCS_PHY_DP_TX1_EQ_MAIN RDPCS_PHY_DP_TX1_EQ_PRE RDPCS_PHY_DP_TX1_EQ_POST RDPCS_PHY_DP_TX2_EQ_MAIN RDPCS_PHY_DP_MPLLB_CP_PROP_GS RDPCS_PHY_DP_TX2_EQ_PRE RDPCS_PHY_DP_TX2_EQ_POST RDPCS_PHY_DP_TX3_EQ_MAIN RDPCS_PHY_DCO_RANGE RDPCS_PHY_DCO_FINETUNE RDPCS_PHY_DP_TX3_EQ_PRE RDPCS_PHY_DP_TX3_EQ_POST RDPCS_PHY_SUP_PRE_HP RDPCS_PHY_DP_TX0_VREGDRV_BYP RDPCS_PHY_DP_TX1_VREGDRV_BYP RDPCS_PHY_DP_TX2_VREGDRV_BYP RDPCS_PHY_DP_TX3_VREGDRV_BYP RDPCS_DMCU_DPALT_DIS_BLOCK_REG UNIPHYA_SOFT_RESET UNIPHYB_SOFT_RESET UNIPHYC_SOFT_RESET UNIPHYD_SOFT_RESET UNIPHYE_SOFT_RESET UNIPHYF_SOFT_RESET VCO_LD_VAL_OVRD VCO_LD_VAL_OVRD_EN REF_LD_VAL_OVRD REF_LD_VAL_OVRD_EN AUX_RX_START_WINDOW AUX_RX_HALF_SYM_DETECT_LEN AUX_RX_TRANSITION_FILTER_EN AUX_RX_ALLOW_BELOW_THRESHOLD_PHASE_DETECT AUX_RX_ALLOW_BELOW_THRESHOLD_START AUX_RX_ALLOW_BELOW_THRESHOLD_STOP AUX_RX_PHASE_DETECT_LEN AUX_RX_DETECTION_THRESHOLD AUX_TX_PRECHARGE_LEN AUX_TX_PRECHARGE_SYMBOLS AUX_MODE_DET_CHECK_DELAY DPCS_DBG_CBUS_DIS AUX_RX_PRECHARGE_SKIP TMDS_SYNC_DCBAL_EN PHY_HPO_DIG_SRC_SEL PHY_HPO_ENC_SRC_SEL DPCS_TX_HDMI_FRL_MODE DPCS_TX_DATA_SWAP_10_BIT DPCS_TX_DATA_ORDER_INVERT_18_BIT RDPCS_TX_CLK_EN ENC_TYPE_SEL HPO_DP_ENC_SEL HPO_HDMI_ENC_SEL DIG_BE_ENABLE DIG_RB_SWITCH_EN DIG_BE_MODE DIG_BE_CLK_EN DIG_BE_SOFT_RESET HDCP_SOFT_RESET DIG_BE_SYMCLK_G_CLOCK_ON DIG_BE_SYMCLK_G_HDCP_CLOCK_ON DIG_BE_SYMCLK_G_TMDS_CLOCK_ON DISPCLK_R_GATE_DIS DISPCLK_G_GATE_DIS REFCLK_R_GATE_DIS REFCLK_G_GATE_DIS SOCCLK_G_GATE_DIS SYMCLK_FE_R_GATE_DIS SYMCLK_FE_G_GATE_DIS SYMCLK_R_GATE_DIS SYMCLK_G_GATE_DIS DIO_FGCG_REP_DIS DISPCLK_G_HDCP_GATE_DIS SYMCLKA_G_HDCP_GATE_DIS SYMCLKB_G_HDCP_GATE_DIS SYMCLKC_G_HDCP_GATE_DIS SYMCLKD_G_HDCP_GATE_DIS SYMCLKE_G_HDCP_GATE_DIS SYMCLKF_G_HDCP_GATE_DIS SYMCLKG_G_HDCP_GATE_DIS dcn10_link_enc_mask dcn10_link_encoder link_shift link_mask dcn10_stream_enc_registers DIG_FIFO_STATUS DP_SEC_CNTL2 DP_SEC_CNTL5 DP_SEC_CNTL6 DP_SEC_AUD_N_READBACK DP_SEC_AUD_M_READBACK HDMI_GENERIC_PACKET_CONTROL4 HDMI_GENERIC_PACKET_CONTROL5 DP_MSA_VBID_MISC DP_DSC_CNTL DP_DSC_BYTES_PER_PIXEL DME_CONTROL DP_SEC_METADATA_TRANSMISSION HDMI_METADATA_PACKET_CONTROL DP_SEC_FRAMING4 DP_GSP11_CNTL HDMI_GENERIC_PACKET_CONTROL6 HDMI_GENERIC_PACKET_CONTROL7 HDMI_GENERIC_PACKET_CONTROL8 HDMI_GENERIC_PACKET_CONTROL9 HDMI_GENERIC_PACKET_CONTROL10 DIG_FIFO_CTRL0 DIG_FE_CLK_CNTL DIG_FE_EN_CNTL STREAM_MAPPER_CONTROL dcn10_stream_encoder_shift AFMT_GENERIC4_IMMEDIATE_UPDATE_PENDING AFMT_GENERIC0_IMMEDIATE_UPDATE AFMT_GENERIC1_IMMEDIATE_UPDATE AFMT_GENERIC2_IMMEDIATE_UPDATE AFMT_GENERIC3_IMMEDIATE_UPDATE AFMT_GENERIC4_IMMEDIATE_UPDATE AFMT_GENERIC5_IMMEDIATE_UPDATE AFMT_GENERIC6_IMMEDIATE_UPDATE AFMT_GENERIC7_IMMEDIATE_UPDATE HDMI_GENERIC2_CONT HDMI_GENERIC2_SEND HDMI_GENERIC2_LINE HDMI_GENERIC3_CONT HDMI_GENERIC3_SEND HDMI_GENERIC3_LINE HDMI_GENERIC4_CONT HDMI_GENERIC4_SEND HDMI_GENERIC4_LINE HDMI_GENERIC5_CONT HDMI_GENERIC5_SEND HDMI_GENERIC5_LINE HDMI_GENERIC6_CONT HDMI_GENERIC6_SEND HDMI_GENERIC6_LINE HDMI_GENERIC7_CONT HDMI_GENERIC7_SEND HDMI_GENERIC7_LINE HDMI_NO_EXTRA_NULL_PACKET_FILLED DP_SEC_GSP5_LINE_NUM DP_SEC_GSP5_LINE_REFERENCE DP_SEC_GSP7_PPS DP_SEC_GSP7_SEND DP_SEC_GSP4_SEND DP_SEC_GSP4_SEND_PENDING DP_SEC_GSP4_LINE_NUM DP_SEC_GSP4_SEND_ANY_LINE DP_SEC_GSP7_LINE_NUM DIG_FIFO_LEVEL_ERROR DIG_FIFO_USE_OVERWRITE_LEVEL DIG_FIFO_OVERWRITE_LEVEL DIG_FIFO_ERROR_ACK DIG_FIFO_CAL_AVERAGE_LEVEL DIG_FIFO_MAXIMUM_LEVEL DIG_FIFO_MINIMUM_LEVEL DIG_FIFO_READ_CLOCK_SRC DIG_FIFO_CALIBRATED DIG_FIFO_FORCE_RECAL_AVERAGE DIG_FIFO_FORCE_RECOMP_MINMAX DP_DSC_MODE DP_DSC_SLICE_WIDTH DP_VBID6_LINE_REFERENCE DP_VBID6_LINE_NUM METADATA_ENGINE_EN METADATA_HUBP_REQUESTOR_ID METADATA_STREAM_TYPE DP_SEC_METADATA_PACKET_ENABLE DP_SEC_METADATA_PACKET_LINE_REFERENCE DP_SEC_METADATA_PACKET_LINE HDMI_METADATA_PACKET_ENABLE HDMI_METADATA_PACKET_LINE_REFERENCE HDMI_METADATA_PACKET_LINE DOLBY_VISION_EN DP_PIXEL_COMBINE DP_SST_SDP_SPLITTING HDMI_GENERIC8_CONT HDMI_GENERIC8_SEND HDMI_GENERIC8_LINE HDMI_GENERIC9_CONT HDMI_GENERIC9_SEND HDMI_GENERIC9_LINE HDMI_GENERIC10_CONT HDMI_GENERIC10_SEND HDMI_GENERIC10_LINE HDMI_GENERIC11_CONT HDMI_GENERIC11_SEND HDMI_GENERIC11_LINE HDMI_GENERIC12_CONT HDMI_GENERIC12_SEND HDMI_GENERIC12_LINE HDMI_GENERIC13_CONT HDMI_GENERIC13_SEND HDMI_GENERIC13_LINE HDMI_GENERIC14_CONT HDMI_GENERIC14_SEND HDMI_GENERIC14_LINE DP_SEC_GSP11_PPS DP_SEC_GSP11_ENABLE DP_SEC_GSP11_LINE_NUM DIG_FIFO_OUTPUT_PIXEL_MODE DP_PIXEL_PER_CYCLE_PROCESSING_MODE DIG_SYMCLK_FE_ON DIG_FIFO_READ_START_LEVEL DIG_FIFO_ENABLE DIG_FIFO_RESET DIG_FIFO_RESET_DONE PIXEL_ENCODING_TYPE UNCOMPRESSED_PIXEL_FORMAT UNCOMPRESSED_COMPONENT_DEPTH DIG_FE_CLK_EN DIG_FE_MODE DIG_FE_SOFT_RESET DIG_FE_ENABLE DIG_FE_SYMCLK_FE_G_CLOCK_ON DIG_FE_DISPCLK_G_CLOCK_ON DIG_FE_SYMCLK_FE_G_AFMT_CLOCK_ON DIG_FE_SYMCLK_FE_G_TMDS_CLOCK_ON DIG_FE_SOCCLK_G_AFMT_CLOCK_ON DIG_STREAM_LINK_TARGET COMPRESSED_PIXEL_FORMAT DP_VID_N_INTERVAL DIG_FIFO_OUTPUT_PIXEL_PER_CYCLE DP_STEER_FIFO_ENABLE dcn10_stream_encoder_mask dcn10_stream_encoder dcn_hubbub_registers DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_A DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_A DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_B DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_B DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_C DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_C DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_C DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_C DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_D DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_D DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_D DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_D DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D DCHUBBUB_ARB_WATERMARK_CHANGE_CNTL DCHUBBUB_ARB_SAT_LEVEL DCHUBBUB_ARB_DF_REQ_OUTSTAND DCHUBBUB_ARB_DRAM_STATE_CNTL DCHUBBUB_TEST_DEBUG_INDEX DCHUBBUB_TEST_DEBUG_DATA DCHUBBUB_SDPIF_FB_TOP DCHUBBUB_SOFT_RESET DCN_VM_FB_LOCATION_BASE DCN_VM_FB_LOCATION_TOP DCN_VM_FB_OFFSET DCN_VM_AGP_BOT DCN_VM_AGP_TOP DCN_VM_AGP_BASE DCN_VM_PROTECTION_FAULT_DEFAULT_ADDR_MSB DCN_VM_PROTECTION_FAULT_DEFAULT_ADDR_LSB DCN_VM_FAULT_ADDR_MSB DCN_VM_FAULT_ADDR_LSB DCN_VM_FAULT_CNTL DCN_VM_FAULT_STATUS DCHUBBUB_ARB_FRAC_URG_BW_NOM_A DCHUBBUB_ARB_FRAC_URG_BW_NOM_B DCHUBBUB_ARB_FRAC_URG_BW_NOM_C DCHUBBUB_ARB_FRAC_URG_BW_NOM_D DCHUBBUB_ARB_FRAC_URG_BW_FLIP_A DCHUBBUB_ARB_FRAC_URG_BW_FLIP_B DCHUBBUB_ARB_FRAC_URG_BW_FLIP_C DCHUBBUB_ARB_FRAC_URG_BW_FLIP_D DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_A DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_B DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_C DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_D DCHVM_CTRL0 DCHVM_MEM_CTRL DCHVM_CLK_CTRL DCHVM_RIOMMU_CTRL0 DCHVM_RIOMMU_STAT0 DCHUBBUB_DET0_CTRL DCHUBBUB_DET1_CTRL DCHUBBUB_DET2_CTRL DCHUBBUB_DET3_CTRL DCHUBBUB_COMPBUF_CTRL COMPBUF_RESERVED_SPACE DCHUBBUB_DEBUG_CTRL_0 DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_A DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_A DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_B DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_B DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_C DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_C DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_D DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_D DCHUBBUB_ARB_USR_RETRAINING_CNTL DCHUBBUB_ARB_USR_RETRAINING_WATERMARK_A DCHUBBUB_ARB_USR_RETRAINING_WATERMARK_B DCHUBBUB_ARB_USR_RETRAINING_WATERMARK_C DCHUBBUB_ARB_USR_RETRAINING_WATERMARK_D DCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK_A DCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK_B DCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK_C DCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK_D DCHUBBUB_ARB_FCLK_PSTATE_CHANGE_WATERMARK_A DCHUBBUB_ARB_FCLK_PSTATE_CHANGE_WATERMARK_B DCHUBBUB_ARB_FCLK_PSTATE_CHANGE_WATERMARK_C DCHUBBUB_ARB_FCLK_PSTATE_CHANGE_WATERMARK_D DCHUBBUB_ARB_MALL_CNTL SDPIF_REQUEST_RATE_LIMIT DCHUBBUB_SDPIF_CFG0 DCHUBBUB_SDPIF_CFG1 DCHUBBUB_CLOCK_CNTL DCHUBBUB_MEM_PWR_MODE_CTRL DCHUBBUB_ARB_QOS_FORCE DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK1_A DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK1_A DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK1_B DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK1_B DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK2_A DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK2_A DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK2_B DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK2_B DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK3_A DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK3_A DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK3_B DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK3_B DCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK1_A DCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK1_B DCHUBBUB_ARB_FCLK_PSTATE_CHANGE_WATERMARK1_A DCHUBBUB_ARB_FCLK_PSTATE_CHANGE_WATERMARK1_B DCHUBBUB_ARB_REFCYC_PER_META_TRIP_A DCHUBBUB_ARB_REFCYC_PER_META_TRIP_B DCHUBBUB_ARB_FRAC_URG_BW_MALL_A DCHUBBUB_ARB_FRAC_URG_BW_MALL_B DCHUBBUB_TIMEOUT_DETECTION_CTRL1 DCHUBBUB_TIMEOUT_DETECTION_CTRL2 DCHUBBUB_CTRL_STATUS dcn_hubbub_shift DCHUBBUB_ARB_WATERMARK_CHANGE_REQUEST DCHUBBUB_ARB_WATERMARK_CHANGE_DONE_INTERRUPT_DISABLE DCHUBBUB_ARB_ALLOW_SELF_REFRESH_FORCE_VALUE DCHUBBUB_ARB_ALLOW_SELF_REFRESH_FORCE_ENABLE DCHUBBUB_ARB_ALLOW_PSTATE_CHANGE_FORCE_VALUE DCHUBBUB_ARB_ALLOW_PSTATE_CHANGE_FORCE_ENABLE DCHUBBUB_ARB_MIN_REQ_OUTSTAND DCHUBBUB_GLOBAL_SOFT_RESET SDPIF_FB_TOP DCN_VM_ERROR_STATUS_CLEAR DCN_VM_ERROR_STATUS_MODE DCN_VM_ERROR_INTERRUPT_ENABLE DCN_VM_RANGE_FAULT_DISABLE DCN_VM_PRQ_FAULT_DISABLE DCN_VM_ERROR_STATUS DCN_VM_ERROR_VMID DCN_VM_ERROR_TABLE_LEVEL DCN_VM_ERROR_PIPE DCN_VM_ERROR_INTERRUPT_STATUS DCHUBBUB_TIMEOUT_ERROR_STATUS DCHUBBUB_TIMEOUT_REQ_STALL_THRESHOLD DCHUBBUB_TIMEOUT_PSTATE_STALL_THRESHOLD DCHUBBUB_TIMEOUT_DETECTION_EN DCHUBBUB_TIMEOUT_TIMER_RESET ROB_UNDERFLOW_STATUS ROB_OVERFLOW_STATUS ROB_OVERFLOW_CLEAR DCHUBBUB_HW_DEBUG CSTATE_SWATH_CHK_GOOD_MODE DCHUBBUB_ARB_MIN_REQ_OUTSTAND_COMMIT_THRESHOLD DCHUBBUB_ARB_VM_ROW_URGENCY_WATERMARK_A DCHUBBUB_ARB_VM_ROW_URGENCY_WATERMARK_B DCHUBBUB_ARB_VM_ROW_URGENCY_WATERMARK_C DCHUBBUB_ARB_VM_ROW_URGENCY_WATERMARK_D DCHUBBUB_ARB_VM_ROW_ALLOW_SR_ENTER_WATERMARK_A DCHUBBUB_ARB_VM_ROW_ALLOW_SR_ENTER_WATERMARK_B DCHUBBUB_ARB_VM_ROW_ALLOW_SR_ENTER_WATERMARK_C DCHUBBUB_ARB_VM_ROW_ALLOW_SR_ENTER_WATERMARK_D DCHUBBUB_ARB_VM_ROW_ALLOW_SR_EXIT_WATERMARK_A DCHUBBUB_ARB_VM_ROW_ALLOW_SR_EXIT_WATERMARK_B DCHUBBUB_ARB_VM_ROW_ALLOW_SR_EXIT_WATERMARK_C DCHUBBUB_ARB_VM_ROW_ALLOW_SR_EXIT_WATERMARK_D DCHUBBUB_ARB_VM_ROW_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A DCHUBBUB_ARB_VM_ROW_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B DCHUBBUB_ARB_VM_ROW_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C DCHUBBUB_ARB_VM_ROW_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D DCHUBBUB_ARB_MAX_QOS_COMMIT_THRESHOLD HOSTVM_INIT_REQ HVM_GPUVMRET_PWR_REQ_DIS HVM_GPUVMRET_FORCE_REQ HVM_GPUVMRET_POWER_STATUS HVM_DISPCLK_R_GATE_DIS HVM_DISPCLK_G_GATE_DIS HVM_DCFCLK_R_GATE_DIS HVM_DCFCLK_G_GATE_DIS TR_REQ_REQCLKREQ_MODE TW_RSP_COMPCLKREQ_MODE HOSTVM_PREFETCH_REQ HOSTVM_POWERSTATUS RIOMMU_ACTIVE HOSTVM_PREFETCH_DONE DET_DEPTH DET0_SIZE DET1_SIZE DET2_SIZE DET3_SIZE DET0_SIZE_CURRENT DET1_SIZE_CURRENT DET2_SIZE_CURRENT DET3_SIZE_CURRENT COMPBUF_SIZE COMPBUF_SIZE_CURRENT CONFIG_ERROR DISPCLK_R_DCHUBBUB_GATE_DIS DCFCLK_R_DCHUBBUB_GATE_DIS SDPIF_MAX_NUM_OUTSTANDING DCHUBBUB_ARB_MAX_REQ_OUTSTAND SDPIF_PORT_CONTROL DET_MEM_PWR_LS_MODE DCHUBBUB_ARB_ALLOW_USR_RETRAINING_FORCE_VALUE DCHUBBUB_ARB_ALLOW_USR_RETRAINING_FORCE_ENABLE DCHUBBUB_ARB_DO_NOT_FORCE_ALLOW_USR_RETRAINING_DURING_PSTATE_CHANGE_REQUEST DCHUBBUB_ARB_DO_NOT_FORCE_ALLOW_USR_RETRAINING_DURING_PRE_CSTATE MALL_PREFETCH_COMPLETE MALL_IN_USE DCHUBBUB_FGCG_REP_DIS DCHUBBUB_ARB_ALLOW_CSTATE_DEEPSLEEP_LEGACY_MODE dcn_hubbub_mask dcn10_hubbub debug_test_index_pstate dcn10_clk_src_array_id DCN10_CLK_SRC_PLL0 DCN10_CLK_SRC_PLL1 DCN10_CLK_SRC_PLL2 DCN10_CLK_SRC_PLL3 DCN10_CLK_SRC_TOTAL DCN101_CLK_SRC_TOTAL mmhubbub_wbif_mode PACKED_444 PACKED_444_FP16 PLANAR_420_8BPC PLANAR_420_10BPC dcn20_resource_pool dcn_vmid_registers CNTL PAGE_TABLE_BASE_ADDR_HI32 PAGE_TABLE_BASE_ADDR_LO32 PAGE_TABLE_START_ADDR_HI32 PAGE_TABLE_START_ADDR_LO32 PAGE_TABLE_END_ADDR_HI32 PAGE_TABLE_END_ADDR_LO32 dcn20_vmid_shift VM_CONTEXT0_PAGE_TABLE_DEPTH VM_CONTEXT0_PAGE_TABLE_BLOCK_SIZE VM_CONTEXT0_PAGE_DIRECTORY_ENTRY_HI32 VM_CONTEXT0_PAGE_DIRECTORY_ENTRY_LO32 VM_CONTEXT0_START_LOGICAL_PAGE_NUMBER_HI4 VM_CONTEXT0_START_LOGICAL_PAGE_NUMBER_LO32 VM_CONTEXT0_END_LOGICAL_PAGE_NUMBER_HI4 VM_CONTEXT0_END_LOGICAL_PAGE_NUMBER_LO32 dcn20_vmid_mask dcn20_vmid dcn20_hubbub detile_buf_size crb_size_segs compbuf_size_segments pixel_chunk_size det0_size det1_size det2_size det3_size dcn20_mpc_registers MPCC_TOP_GAIN MPCC_BOT_GAIN_INSIDE MPCC_BOT_GAIN_OUTSIDE MPCC_OGAM_RAMA_START_CNTL_B MPCC_OGAM_RAMA_START_CNTL_G MPCC_OGAM_RAMA_START_CNTL_R MPCC_OGAM_RAMA_SLOPE_CNTL_B MPCC_OGAM_RAMA_SLOPE_CNTL_G MPCC_OGAM_RAMA_SLOPE_CNTL_R MPCC_OGAM_RAMA_END_CNTL1_B MPCC_OGAM_RAMA_END_CNTL2_B MPCC_OGAM_RAMA_END_CNTL1_G MPCC_OGAM_RAMA_END_CNTL2_G MPCC_OGAM_RAMA_END_CNTL1_R MPCC_OGAM_RAMA_END_CNTL2_R MPCC_OGAM_RAMA_REGION_0_1 MPCC_OGAM_RAMA_REGION_32_33 MPCC_OGAM_RAMB_START_CNTL_B MPCC_OGAM_RAMB_START_CNTL_G MPCC_OGAM_RAMB_START_CNTL_R MPCC_OGAM_RAMB_SLOPE_CNTL_B MPCC_OGAM_RAMB_SLOPE_CNTL_G MPCC_OGAM_RAMB_SLOPE_CNTL_R MPCC_OGAM_RAMB_END_CNTL1_B MPCC_OGAM_RAMB_END_CNTL2_B MPCC_OGAM_RAMB_END_CNTL1_G MPCC_OGAM_RAMB_END_CNTL2_G MPCC_OGAM_RAMB_END_CNTL1_R MPCC_OGAM_RAMB_END_CNTL2_R MPCC_OGAM_RAMB_REGION_0_1 MPCC_OGAM_RAMB_REGION_32_33 MPCC_MEM_PWR_CTRL MPCC_OGAM_LUT_INDEX MPCC_OGAM_LUT_RAM_CONTROL MPCC_OGAM_LUT_DATA MPCC_OGAM_MODE MPC_OCSC_TEST_DEBUG_DATA MPC_OCSC_TEST_DEBUG_INDEX CSC_MODE CSC_C11_C12_A CSC_C33_C34_A CSC_C11_C12_B CSC_C33_C34_B DENORM_CLAMP_G_Y DENORM_CLAMP_B_CB dcn20_mpc_shift MPCC_BG_BPC MPCC_BOT_GAIN_MODE MPC_OCSC_TEST_DEBUG_DATA_OCSC_MODE MPC_OCSC_MODE MPC_OCSC_C11_A MPC_OCSC_C12_A MPCC_OGAM_RAMA_EXP_REGION0_LUT_OFFSET MPCC_OGAM_RAMA_EXP_REGION0_NUM_SEGMENTS MPCC_OGAM_RAMA_EXP_REGION1_LUT_OFFSET MPCC_OGAM_RAMA_EXP_REGION1_NUM_SEGMENTS MPCC_OGAM_RAMA_EXP_REGION_END_B MPCC_OGAM_RAMA_EXP_REGION_END_SLOPE_B MPCC_OGAM_RAMA_EXP_REGION_END_BASE_B MPCC_OGAM_RAMA_EXP_REGION_LINEAR_SLOPE_B MPCC_OGAM_RAMA_EXP_REGION_START_B MPCC_OGAM_RAMA_EXP_REGION_START_SEGMENT_B MPCC_OGAM_RAMB_EXP_REGION0_LUT_OFFSET MPCC_OGAM_RAMB_EXP_REGION0_NUM_SEGMENTS MPCC_OGAM_RAMB_EXP_REGION1_LUT_OFFSET MPCC_OGAM_RAMB_EXP_REGION1_NUM_SEGMENTS MPCC_OGAM_RAMB_EXP_REGION_END_B MPCC_OGAM_RAMB_EXP_REGION_END_SLOPE_B MPCC_OGAM_RAMB_EXP_REGION_END_BASE_B MPCC_OGAM_RAMB_EXP_REGION_LINEAR_SLOPE_B MPCC_OGAM_RAMB_EXP_REGION_START_B MPCC_OGAM_RAMB_EXP_REGION_START_SEGMENT_B MPCC_OGAM_MEM_PWR_FORCE MPCC_OGAM_LUT_WRITE_EN_MASK MPCC_OGAM_LUT_RAM_SEL MPCC_OGAM_CONFIG_STATUS MPC_OUT_DENORM_MODE MPC_OUT_DENORM_CLAMP_MAX_R_CR MPC_OUT_DENORM_CLAMP_MIN_R_CR MPC_OUT_DENORM_CLAMP_MAX_G_Y MPC_OUT_DENORM_CLAMP_MIN_G_Y MPC_OUT_DENORM_CLAMP_MAX_B_CB MPC_OUT_DENORM_CLAMP_MIN_B_CB MPCC_DISABLED MPCC_OGAM_MEM_PWR_DIS dcn20_mpc_mask dcn20_mpc dcn_hubp2_registers DMDATA_ADDRESS_HIGH DMDATA_ADDRESS_LOW DMDATA_CNTL DMDATA_SW_CNTL DMDATA_QOS_CNTL DMDATA_SW_DATA DMDATA_STATUS DCSURF_FLIP_CONTROL2 FLIP_PARAMETERS_0 FLIP_PARAMETERS_1 FLIP_PARAMETERS_2 DCN_CUR1_TTU_CNTL0 DCN_CUR1_TTU_CNTL1 VMID_SETTINGS_0 FLIP_PARAMETERS_3 FLIP_PARAMETERS_4 FLIP_PARAMETERS_5 FLIP_PARAMETERS_6 VBLANK_PARAMETERS_5 VBLANK_PARAMETERS_6 DCN_DMDATA_VM_CNTL DCHUBP_MALL_CONFIG DCHUBP_VMPG_CONFIG UCLK_PSTATE_FORCE _3DLUT_FL_BIAS_SCALE _3DLUT_FL_CONFIG HUBP_3DLUT_ADDRESS_HIGH HUBP_3DLUT_ADDRESS_LOW HUBP_3DLUT_CONTROL HUBP_3DLUT_DLG_PARAM DCSURF_VIEWPORT_MCACHE_SPLIT_COORDINATE DCHUBP_MCACHEID_CONFIG dcn_hubp2_shift DMDATA_MODE DMDATA_UPDATED DMDATA_REPEAT DMDATA_SIZE DMDATA_SW_UPDATED DMDATA_SW_REPEAT DMDATA_SW_SIZE DMDATA_QOS_MODE DMDATA_QOS_LEVEL DMDATA_DL_DELTA DMDATA_DONE DST_Y_PER_VM_FLIP DST_Y_PER_ROW_FLIP REFCYC_PER_PTE_GROUP_FLIP_L REFCYC_PER_META_CHUNK_FLIP_L HUBP_VREADY_AT_OR_AFTER_VSYNC HUBP_DISABLE_STOP_DATA_DURING_VM HUBPREQ_MASTER_UPDATE_LOCK_STATUS SURFACE_GSL_ENABLE SURFACE_TRIPLE_BUFFER_ENABLE VMID REFCYC_PER_VM_GROUP_FLIP REFCYC_PER_VM_REQ_FLIP REFCYC_PER_VM_GROUP_VBLANK REFCYC_PER_VM_REQ_VBLANK REFCYC_PER_PTE_GROUP_FLIP_C REFCYC_PER_META_CHUNK_FLIP_C VM_GROUP_SIZE PRIMARY_SURFACE_DCC_IND_BLK SECONDARY_SURFACE_DCC_IND_BLK PRIMARY_SURFACE_DCC_IND_BLK_C SECONDARY_SURFACE_DCC_IND_BLK_C REFCYC_PER_VM_DMDATA DMDATA_VM_FAULT_STATUS DMDATA_VM_FAULT_STATUS_CLEAR DMDATA_VM_UNDERFLOW_STATUS DMDATA_VM_LATE_STATUS DMDATA_VM_UNDERFLOW_STATUS_CLEAR DMDATA_VM_DONE CROSSBAR_SRC_Y_G CROSSBAR_SRC_ALPHA PACK_3TO2_ELEMENT_DISABLE ROW_TTU_MODE NUM_PKRS HUBP_UNBOUNDED_REQ_MODE CURSOR_REQ_MODE HUBP_SOFT_RESET USE_MALL_SEL USE_MALL_FOR_CURSOR VMPG_SIZE DATA_UCLK_PSTATE_FORCE_EN DATA_UCLK_PSTATE_FORCE_VALUE CURSOR_UCLK_PSTATE_FORCE_EN CURSOR_UCLK_PSTATE_FORCE_VALUE MALL_PREF_CMD_TYPE MALL_PREF_MODE HUBP0_3DLUT_FL_MODE HUBP0_3DLUT_FL_FORMAT HUBP0_3DLUT_FL_SCALE HUBP0_3DLUT_FL_BIAS HUBP_3DLUT_ENABLE HUBP_3DLUT_DONE HUBP_3DLUT_ADDRESSING_MODE HUBP_3DLUT_WIDTH HUBP_3DLUT_TMZ HUBP_3DLUT_CROSSBAR_SELECT_Y_G HUBP_3DLUT_CROSSBAR_SELECT_CB_B HUBP_3DLUT_CROSSBAR_SELECT_CR_R REFCYC_PER_3DLUT_GROUP VIEWPORT_MCACHE_SPLIT_COORDINATE VIEWPORT_MCACHE_SPLIT_COORDINATE_C MCACHEID_REG_READ_1H_P0 MCACHEID_REG_READ_2H_P0 MCACHEID_REG_READ_1H_P1 MCACHEID_REG_READ_2H_P1 MCACHEID_MALL_PREF_1H_P0 MCACHEID_MALL_PREF_2H_P0 MCACHEID_MALL_PREF_1H_P1 MCACHEID_MALL_PREF_2H_P1 HUBP_FGCG_REP_DIS dcn_hubp2_mask dcn20_hubp dcn2_dpp_shift CM_BLNDGAM_LUT_DATA CM_TEST_DEBUG_DATA_ICSC_MODE CM_TEST_DEBUG_DATA_GAMUT_REMAP_MODE FORMAT_CNV16 CNVC_BYPASS_MSB_ALIGN CLAMP_POSITIVE CLAMP_POSITIVE_C ALPHA_2BIT_LUT0 ALPHA_2BIT_LUT1 ALPHA_2BIT_LUT2 ALPHA_2BIT_LUT3 FCNV_FP_BIAS_R FCNV_FP_BIAS_G FCNV_FP_BIAS_B FCNV_FP_SCALE_R FCNV_FP_SCALE_G FCNV_FP_SCALE_B COLOR_KEYER_EN COLOR_KEYER_MODE COLOR_KEYER_ALPHA_LOW COLOR_KEYER_ALPHA_HIGH COLOR_KEYER_RED_LOW COLOR_KEYER_RED_HIGH COLOR_KEYER_GREEN_LOW COLOR_KEYER_GREEN_HIGH COLOR_KEYER_BLUE_LOW COLOR_KEYER_BLUE_HIGH CUR0_PIX_INV_MODE CUR0_PIXEL_ALPHA_MOD_EN CUR0_ROM_EN OBUF_MEM_PWR_FORCE dcn2_dpp_mask dcn2_dpp_registers ALPHA_2BIT_LUT COLOR_KEYER_CONTROL COLOR_KEYER_ALPHA COLOR_KEYER_RED COLOR_KEYER_GREEN COLOR_KEYER_BLUE OBUF_MEM_PWR_CTRL CM_GAMUT_REMAP_B_C11_C12 CM_GAMUT_REMAP_B_C13_C14 CM_GAMUT_REMAP_B_C21_C22 CM_GAMUT_REMAP_B_C23_C24 CM_GAMUT_REMAP_B_C31_C32 CM_GAMUT_REMAP_B_C33_C34 CM_ICSC_B_C11_C12 CM_ICSC_B_C33_C34 dcn20_dpp dispclk_r_gate_disable dcn20_opp_registers FMT_422_CONTROL DPG_CONTROL DPG_DIMENSIONS DPG_OFFSET_SEGMENT DPG_COLOUR_B_CB DPG_COLOUR_G_Y DPG_COLOUR_R_CR DPG_RAMP_CONTROL DPG_STATUS dcn20_opp_shift FMT_LEFT_EDGE_EXTRA_PIXEL_COUNT DPG_EN DPG_MODE DPG_DYNAMIC_RANGE DPG_BIT_DEPTH DPG_VRES DPG_HRES DPG_ACTIVE_WIDTH DPG_ACTIVE_HEIGHT DPG_X_OFFSET DPG_SEGMENT_WIDTH DPG_COLOUR0_R_CR DPG_COLOUR1_R_CR DPG_COLOUR0_B_CB DPG_COLOUR1_B_CB DPG_COLOUR0_G_Y DPG_COLOUR1_G_Y DPG_RAMP0_OFFSET DPG_INC0 DPG_INC1 DPG_DOUBLE_BUFFER_PENDING dcn20_opp_mask dcn20_opp mpll_cfg mpllb_ana_v2i mpllb_ana_freq_vco mpllb_ana_cp_int mpllb_ana_cp_prop mpllb_multiplier ref_clk_mpllb_div mpllb_word_div2_en mpllb_ssc_en mpllb_div5_clk_en mpllb_div_clk_en mpllb_fracn_en mpllb_pmix_en mpllb_div_multiplier mpllb_tx_clk_div mpllb_fracn_quot mpllb_fracn_den mpllb_ssc_peak mpllb_ssc_stepsize mpllb_ssc_up_spread mpllb_fracn_rem mpllb_hdmi_div hdmi_pixel_clk_div ref_range hdmimode_enable sup_pre_hp dp_tx0_vergdrv_byp dp_tx1_vergdrv_byp dp_tx2_vergdrv_byp dp_tx3_vergdrv_byp tx_peaking_lvl ctr_reqs_pll dpcssys_phy_seq_cfg program_fuse bypass_sram lane_en use_calibration_setting load_sram_fw dcn20_link_encoder enc10 phy_seq_cfg dccg_shift DPPCLK0_DTO_PHASE DPPCLK0_DTO_MODULO DPPCLK_DTO_ENABLE DPPCLK_DTO_DB_EN REFCLK_CLOCK_EN REFCLK_SRC_SEL DISPCLK_STEP_DELAY DISPCLK_STEP_SIZE DISPCLK_FREQ_RAMP_DONE DISPCLK_MAX_ERRDET_CYCLES DCCG_FIFO_ERRDET_RESET DCCG_FIFO_ERRDET_STATE DCCG_FIFO_ERRDET_OVR_EN DISPCLK_CHG_FWD_CORR_DISABLE OTG_ADD_PIXEL OTG_DROP_PIXEL HDMICHARCLK0_EN HDMICHARCLK0_SRC_SEL PHYASYMCLK_FORCE_EN PHYASYMCLK_FORCE_SRC_SEL PHYBSYMCLK_FORCE_EN PHYBSYMCLK_FORCE_SRC_SEL PHYCSYMCLK_FORCE_EN PHYCSYMCLK_FORCE_SRC_SEL PHYDSYMCLK_FORCE_EN PHYDSYMCLK_FORCE_SRC_SEL PHYESYMCLK_FORCE_EN PHYESYMCLK_FORCE_SRC_SEL DPSTREAMCLK_PIPE0_EN DPSTREAMCLK_PIPE1_EN DPSTREAMCLK_PIPE2_EN DPSTREAMCLK_PIPE3_EN HDMISTREAMCLK0_SRC_SEL HDMISTREAMCLK0_DTO_FORCE_DIS SYMCLK32_SE0_SRC_SEL SYMCLK32_SE1_SRC_SEL SYMCLK32_SE2_SRC_SEL SYMCLK32_SE3_SRC_SEL SYMCLK32_SE0_EN SYMCLK32_SE1_EN SYMCLK32_SE2_EN SYMCLK32_SE3_EN SYMCLK32_LE0_SRC_SEL SYMCLK32_LE1_SRC_SEL SYMCLK32_LE0_EN SYMCLK32_LE1_EN DTBCLK_DTO_ENABLE DTBCLKDTO_ENABLE_STATUS PIPE_DTO_SRC_SEL DTBCLK_DTO_DIV DENTIST_DISPCLK_CHG_MODE DSCCLK0_DTO_PHASE DSCCLK0_DTO_MODULO DSCCLK1_DTO_PHASE DSCCLK1_DTO_MODULO DSCCLK2_DTO_PHASE DSCCLK2_DTO_MODULO DSCCLK0_DTO_ENABLE DSCCLK1_DTO_ENABLE DSCCLK2_DTO_ENABLE SYMCLK32_ROOT_SE0_GATE_DISABLE SYMCLK32_ROOT_SE1_GATE_DISABLE SYMCLK32_ROOT_SE2_GATE_DISABLE SYMCLK32_ROOT_SE3_GATE_DISABLE SYMCLK32_SE0_GATE_DISABLE SYMCLK32_SE1_GATE_DISABLE SYMCLK32_SE2_GATE_DISABLE SYMCLK32_SE3_GATE_DISABLE SYMCLK32_ROOT_LE0_GATE_DISABLE SYMCLK32_ROOT_LE1_GATE_DISABLE SYMCLK32_LE0_GATE_DISABLE SYMCLK32_LE1_GATE_DISABLE DPSTREAMCLK_ROOT_GATE_DISABLE DPSTREAMCLK_GATE_DISABLE HDMISTREAMCLK0_DTO_PHASE HDMISTREAMCLK0_DTO_MODULO HDMICHARCLK0_ROOT_GATE_DISABLE PHYASYMCLK_GATE_DISABLE PHYBSYMCLK_GATE_DISABLE PHYCSYMCLK_GATE_DISABLE PHYDSYMCLK_GATE_DISABLE PHYESYMCLK_GATE_DISABLE DSCCLK3_DTO_PHASE DSCCLK3_DTO_MODULO DSCCLK3_DTO_ENABLE DENTIST_DISPCLK_RDIVIDER DPSTREAMCLK0_EN DPSTREAMCLK1_EN DPSTREAMCLK2_EN DPSTREAMCLK3_EN DPSTREAMCLK0_SRC_SEL DPSTREAMCLK1_SRC_SEL DPSTREAMCLK2_SRC_SEL DPSTREAMCLK3_SRC_SEL HDMISTREAMCLK0_EN OTG0_PIXEL_RATE_DIVK1 OTG0_PIXEL_RATE_DIVK2 OTG1_PIXEL_RATE_DIVK1 OTG1_PIXEL_RATE_DIVK2 OTG2_PIXEL_RATE_DIVK1 OTG2_PIXEL_RATE_DIVK2 OTG3_PIXEL_RATE_DIVK1 OTG3_PIXEL_RATE_DIVK2 DTBCLK_P0_SRC_SEL DTBCLK_P0_EN DTBCLK_P1_SRC_SEL DTBCLK_P1_EN DTBCLK_P2_SRC_SEL DTBCLK_P2_EN DTBCLK_P3_SRC_SEL DTBCLK_P3_EN DPPCLK0_EN DPPCLK1_EN DPPCLK2_EN DPPCLK3_EN DSCCLK0_EN DSCCLK1_EN DSCCLK2_EN DSCCLK3_EN DISPCLK_DCCG_GATE_DISABLE DCCG_GLOBAL_FGCG_REP_DIS PHYASYMCLK_EN PHYASYMCLK_SRC_SEL PHYBSYMCLK_EN PHYBSYMCLK_SRC_SEL PHYCSYMCLK_EN PHYCSYMCLK_SRC_SEL PHYDSYMCLK_EN PHYDSYMCLK_SRC_SEL PHYESYMCLK_EN PHYESYMCLK_SRC_SEL HDMISTREAMCLK0_GATE_DISABLE HDMISTREAMCLK1_GATE_DISABLE HDMISTREAMCLK2_GATE_DISABLE HDMISTREAMCLK3_GATE_DISABLE HDMISTREAMCLK4_GATE_DISABLE HDMISTREAMCLK5_GATE_DISABLE SYMCLKB_CLOCK_ENABLE SYMCLKC_CLOCK_ENABLE SYMCLKD_CLOCK_ENABLE SYMCLKE_CLOCK_ENABLE SYMCLKA_FE_EN SYMCLKB_FE_EN SYMCLKC_FE_EN SYMCLKD_FE_EN SYMCLKE_FE_EN SYMCLKA_SRC_SEL SYMCLKB_SRC_SEL SYMCLKC_SRC_SEL SYMCLKD_SRC_SEL SYMCLKE_SRC_SEL SYMCLKA_FE_SRC_SEL SYMCLKB_FE_SRC_SEL SYMCLKC_FE_SRC_SEL SYMCLKD_FE_SRC_SEL SYMCLKE_FE_SRC_SEL DSCCLK0_ROOT_GATE_DISABLE DSCCLK1_ROOT_GATE_DISABLE DSCCLK2_ROOT_GATE_DISABLE DSCCLK3_ROOT_GATE_DISABLE SYMCLKA_FE_ROOT_GATE_DISABLE SYMCLKB_FE_ROOT_GATE_DISABLE SYMCLKC_FE_ROOT_GATE_DISABLE SYMCLKD_FE_ROOT_GATE_DISABLE SYMCLKE_FE_ROOT_GATE_DISABLE DPPCLK0_ROOT_GATE_DISABLE DPPCLK1_ROOT_GATE_DISABLE DPPCLK2_ROOT_GATE_DISABLE DPPCLK3_ROOT_GATE_DISABLE HDMISTREAMCLK0_ROOT_GATE_DISABLE SYMCLKA_ROOT_GATE_DISABLE SYMCLKB_ROOT_GATE_DISABLE SYMCLKC_ROOT_GATE_DISABLE SYMCLKD_ROOT_GATE_DISABLE SYMCLKE_ROOT_GATE_DISABLE PHYA_REFCLK_ROOT_GATE_DISABLE PHYB_REFCLK_ROOT_GATE_DISABLE PHYC_REFCLK_ROOT_GATE_DISABLE PHYD_REFCLK_ROOT_GATE_DISABLE PHYE_REFCLK_ROOT_GATE_DISABLE DPSTREAMCLK0_ROOT_GATE_DISABLE DPSTREAMCLK1_ROOT_GATE_DISABLE DPSTREAMCLK2_ROOT_GATE_DISABLE DPSTREAMCLK3_ROOT_GATE_DISABLE OTG0_TMDS_PIXEL_RATE_DIV DPDTO0_INT OTG1_TMDS_PIXEL_RATE_DIV DPDTO1_INT OTG2_TMDS_PIXEL_RATE_DIV DPDTO2_INT OTG3_TMDS_PIXEL_RATE_DIV DPDTO3_INT SYMCLK32_ROOT_LE2_GATE_DISABLE SYMCLK32_ROOT_LE3_GATE_DISABLE SYMCLK32_LE2_GATE_DISABLE SYMCLK32_LE3_GATE_DISABLE SYMCLK32_LE2_SRC_SEL SYMCLK32_LE3_SRC_SEL SYMCLK32_LE2_EN SYMCLK32_LE3_EN DP_DTO_ENABLE dccg_mask dccg_registers DPPCLK_DTO_CTRL DPPCLK_DTO_PARAM OTG_PIXEL_RATE_CNTL HDMICHARCLK_CLOCK_CNTL PHYASYMCLK_CLOCK_CNTL PHYBSYMCLK_CLOCK_CNTL PHYCSYMCLK_CLOCK_CNTL PHYDSYMCLK_CLOCK_CNTL PHYESYMCLK_CLOCK_CNTL DTBCLK_DTO_MODULO DTBCLK_DTO_PHASE DCCG_AUDIO_DTBCLK_DTO_MODULO DCCG_AUDIO_DTBCLK_DTO_PHASE DPSTREAMCLK_CNTL HDMISTREAMCLK_CNTL SYMCLK32_SE_CNTL SYMCLK32_LE_CNTL DSCCLK_DTO_CTRL DSCCLK0_DTO_PARAM DSCCLK1_DTO_PARAM DSCCLK2_DTO_PARAM DSCCLK3_DTO_PARAM DCCG_GATE_DISABLE_CNTL3 HDMISTREAMCLK0_DTO_PARAM OTG_PIXEL_RATE_DIV DTBCLK_P_CNTL DPPCLK_CTRL DCCG_GATE_DISABLE_CNTL6 DCCG_GLOBAL_FGCG_REP_CNTL DP_DTO_MODULO DP_DTO_PHASE dcn20_dwbc_registers WB_ENABLE WB_EC_CONFIG CNV_MODE CNV_WINDOW_START CNV_WINDOW_SIZE CNV_UPDATE CNV_SOURCE_SIZE CNV_TEST_CNTL CNV_TEST_CRC_RED CNV_TEST_CRC_GREEN CNV_TEST_CRC_BLUE WB_DEBUG_CTRL WB_DBG_MODE WB_HW_DEBUG CNV_TEST_DEBUG_INDEX CNV_TEST_DEBUG_DATA WB_SOFT_RESET WBSCL_COEF_RAM_SELECT WBSCL_COEF_RAM_TAP_DATA WBSCL_MODE WBSCL_TAP_CONTROL WBSCL_DEST_SIZE WBSCL_HORZ_FILTER_SCALE_RATIO WBSCL_HORZ_FILTER_INIT_Y_RGB WBSCL_HORZ_FILTER_INIT_CBCR WBSCL_VERT_FILTER_SCALE_RATIO WBSCL_VERT_FILTER_INIT_Y_RGB WBSCL_VERT_FILTER_INIT_CBCR WBSCL_ROUND_OFFSET WBSCL_OVERFLOW_STATUS WBSCL_COEF_RAM_CONFLICT_STATUS WBSCL_TEST_CNTL WBSCL_TEST_CRC_RED WBSCL_TEST_CRC_GREEN WBSCL_TEST_CRC_BLUE WBSCL_BACKPRESSURE_CNT_EN WB_MCIF_BACKPRESSURE_CNT WBSCL_CLAMP_Y_RGB WBSCL_CLAMP_CBCR WBSCL_OUTSIDE_PIX_STRATEGY WBSCL_OUTSIDE_PIX_STRATEGY_CBCR WBSCL_DEBUG WBSCL_TEST_DEBUG_INDEX WBSCL_TEST_DEBUG_DATA WB_WARM_UP_MODE_CTL1 WB_WARM_UP_MODE_CTL2 dcn20_dwbc_mask DISPCLK_R_WB_GATE_DIS DISPCLK_G_WB_GATE_DIS DISPCLK_G_WBSCL_GATE_DIS WB_TEST_CLK_SEL WB_LB_LS_DIS WB_LB_SD_DIS WB_LUT_LS_DIS WBSCL_LB_MEM_PWR_MODE_SEL WBSCL_LB_MEM_PWR_DIS WBSCL_LB_MEM_PWR_FORCE WBSCL_LB_MEM_PWR_STATE WB_RAM_PW_SAVE_MODE WBSCL_LUT_MEM_PWR_STATE CNV_OUT_BPC CNV_FRAME_CAPTURE_RATE CNV_WINDOW_CROP_EN CNV_STEREO_TYPE CNV_INTERLACED_MODE CNV_EYE_SELECTION CNV_STEREO_POLARITY CNV_INTERLACED_FIELD_ORDER CNV_STEREO_SPLIT CNV_NEW_CONTENT CNV_FRAME_CAPTURE_EN_CURRENT CNV_FRAME_CAPTURE_EN CNV_WINDOW_START_X CNV_WINDOW_START_Y CNV_WINDOW_WIDTH CNV_WINDOW_HEIGHT CNV_UPDATE_PENDING CNV_UPDATE_TAKEN CNV_UPDATE_LOCK CNV_SOURCE_WIDTH CNV_SOURCE_HEIGHT CNV_TEST_CRC_EN CNV_TEST_CRC_CONT_EN CNV_TEST_CRC_RED_MASK CNV_TEST_CRC_SIG_RED CNV_TEST_CRC_GREEN_MASK CNV_TEST_CRC_SIG_GREEN CNV_TEST_CRC_BLUE_MASK CNV_TEST_CRC_SIG_BLUE WB_DEBUG_EN WB_DEBUG_SEL WB_DBG_MODE_EN WB_DBG_DIN_FMT WB_DBG_36MODE WB_DBG_CMAP WB_DBG_PXLRATE_ERROR WB_DBG_SOURCE_WIDTH CNV_TEST_DEBUG_WRITE_EN WBSCL_COEF_RAM_TAP_PAIR_IDX WBSCL_COEF_RAM_PHASE WBSCL_COEF_RAM_FILTER_TYPE WBSCL_COEF_RAM_SEL WBSCL_COEF_RAM_SEL_CURRENT WBSCL_COEF_RAM_RD_SEL WBSCL_COEF_RAM_EVEN_TAP_COEF WBSCL_COEF_RAM_EVEN_TAP_COEF_EN WBSCL_COEF_RAM_ODD_TAP_COEF WBSCL_COEF_RAM_ODD_TAP_COEF_EN WBSCL_OUT_BIT_DEPTH WBSCL_V_NUM_OF_TAPS_Y_RGB WBSCL_V_NUM_OF_TAPS_CBCR WBSCL_H_NUM_OF_TAPS_Y_RGB WBSCL_H_NUM_OF_TAPS_CBCR WBSCL_DEST_HEIGHT WBSCL_DEST_WIDTH WBSCL_H_SCALE_RATIO WBSCL_H_INIT_FRAC_Y_RGB WBSCL_H_INIT_INT_Y_RGB WBSCL_H_INIT_FRAC_CBCR WBSCL_H_INIT_INT_CBCR WBSCL_V_SCALE_RATIO WBSCL_V_INIT_FRAC_Y_RGB WBSCL_V_INIT_INT_Y_RGB WBSCL_V_INIT_FRAC_CBCR WBSCL_V_INIT_INT_CBCR WBSCL_ROUND_OFFSET_Y_RGB WBSCL_ROUND_OFFSET_CBCR WBSCL_DATA_OVERFLOW_FLAG WBSCL_DATA_OVERFLOW_ACK WBSCL_DATA_OVERFLOW_MASK WBSCL_DATA_OVERFLOW_INT_STATUS WBSCL_DATA_OVERFLOW_INT_TYPE WBSCL_HOST_CONFLICT_FLAG WBSCL_HOST_CONFLICT_ACK WBSCL_HOST_CONFLICT_MASK WBSCL_HOST_CONFLICT_INT_STATUS WBSCL_HOST_CONFLICT_INT_TYPE WBSCL_TEST_CRC_EN WBSCL_TEST_CRC_CONT_EN WBSCL_TEST_CRC_RED_MASK WBSCL_TEST_CRC_SIG_RED WBSCL_TEST_CRC_GREEN_MASK WBSCL_TEST_CRC_SIG_GREEN WBSCL_TEST_CRC_BLUE_MASK WBSCL_TEST_CRC_SIG_BLUE WB_MCIF_Y_MAX_BACKPRESSURE WB_MCIF_C_MAX_BACKPRESSURE WBSCL_CLAMP_UPPER_Y_RGB WBSCL_CLAMP_LOWER_Y_RGB WBSCL_CLAMP_UPPER_CBCR WBSCL_CLAMP_LOWER_CBCR WBSCL_BLACK_COLOR_G_Y WBSCL_BLACK_COLOR_B_CB WBSCL_BLACK_COLOR_R_CR WBSCL_TEST_DEBUG_WRITE_EN WIDTH_WARMUP HEIGHT_WARMUP GMC_WARM_UP_ENABLE DATA_VALUE_WARMUP MODE_WARMUP DATA_DEPTH_WARMUP dcn20_dwbc_shift dcn20_dwbc dwbc_regs dwbc_shift dwbc_mask dcn20_mmhubbub_registers MCIF_WB_BUFMGR_SW_CONTROL MCIF_WB_BUFMGR_CUR_LINE_R MCIF_WB_BUFMGR_STATUS MCIF_WB_BUF_PITCH MCIF_WB_BUF_1_STATUS MCIF_WB_BUF_1_STATUS2 MCIF_WB_BUF_2_STATUS MCIF_WB_BUF_2_STATUS2 MCIF_WB_BUF_3_STATUS MCIF_WB_BUF_3_STATUS2 MCIF_WB_BUF_4_STATUS MCIF_WB_BUF_4_STATUS2 MCIF_WB_ARBITRATION_CONTROL MCIF_WB_SCLK_CHANGE MCIF_WB_TEST_DEBUG_INDEX MCIF_WB_TEST_DEBUG_DATA MCIF_WB_BUF_1_ADDR_Y MCIF_WB_BUF_1_ADDR_Y_OFFSET MCIF_WB_BUF_1_ADDR_C MCIF_WB_BUF_1_ADDR_C_OFFSET MCIF_WB_BUF_2_ADDR_Y MCIF_WB_BUF_2_ADDR_Y_OFFSET MCIF_WB_BUF_2_ADDR_C MCIF_WB_BUF_2_ADDR_C_OFFSET MCIF_WB_BUF_3_ADDR_Y MCIF_WB_BUF_3_ADDR_Y_OFFSET MCIF_WB_BUF_3_ADDR_C MCIF_WB_BUF_3_ADDR_C_OFFSET MCIF_WB_BUF_4_ADDR_Y MCIF_WB_BUF_4_ADDR_Y_OFFSET MCIF_WB_BUF_4_ADDR_C MCIF_WB_BUF_4_ADDR_C_OFFSET MCIF_WB_BUFMGR_VCE_CONTROL MCIF_WB_NB_PSTATE_LATENCY_WATERMARK MCIF_WB_NB_PSTATE_CONTROL MCIF_WB_WATERMARK MCIF_WB_CLOCK_GATER_CONTROL MCIF_WB_WARM_UP_CNTL MCIF_WB_SELF_REFRESH_CONTROL MULTI_LEVEL_QOS_CTRL MCIF_WB_SECURITY_LEVEL MCIF_WB_BUF_LUMA_SIZE MCIF_WB_BUF_CHROMA_SIZE MCIF_WB_BUF_1_ADDR_Y_HIGH MCIF_WB_BUF_1_ADDR_C_HIGH MCIF_WB_BUF_2_ADDR_Y_HIGH MCIF_WB_BUF_2_ADDR_C_HIGH MCIF_WB_BUF_3_ADDR_Y_HIGH MCIF_WB_BUF_3_ADDR_C_HIGH MCIF_WB_BUF_4_ADDR_Y_HIGH MCIF_WB_BUF_4_ADDR_C_HIGH MCIF_WB_BUF_1_RESOLUTION MCIF_WB_BUF_2_RESOLUTION MCIF_WB_BUF_3_RESOLUTION MCIF_WB_BUF_4_RESOLUTION SMU_WM_CONTROL dcn20_mmhubbub_mask MCIF_WB_BUFMGR_ENABLE MCIF_WB_BUFMGR_SW_INT_EN MCIF_WB_BUFMGR_SW_INT_ACK MCIF_WB_BUFMGR_SW_SLICE_INT_EN MCIF_WB_BUFMGR_SW_OVERRUN_INT_EN MCIF_WB_BUFMGR_SW_LOCK MCIF_WB_P_VMID MCIF_WB_BUF_ADDR_FENCE_EN MCIF_WB_BUFMGR_VCE_INT_STATUS MCIF_WB_BUFMGR_SW_INT_STATUS MCIF_WB_BUFMGR_SW_OVERRUN_INT_STATUS MCIF_WB_BUFMGR_CUR_BUF MCIF_WB_BUFMGR_BUFTAG MCIF_WB_BUFMGR_CUR_LINE_L MCIF_WB_BUFMGR_NEXT_BUF MCIF_WB_BUF_LUMA_PITCH MCIF_WB_BUF_CHROMA_PITCH MCIF_WB_BUF_1_ACTIVE MCIF_WB_BUF_1_SW_LOCKED MCIF_WB_BUF_1_VCE_LOCKED MCIF_WB_BUF_1_OVERFLOW MCIF_WB_BUF_1_DISABLE MCIF_WB_BUF_1_MODE MCIF_WB_BUF_1_BUFTAG MCIF_WB_BUF_1_NXT_BUF MCIF_WB_BUF_1_FIELD MCIF_WB_BUF_1_CUR_LINE_L MCIF_WB_BUF_1_LONG_LINE_ERROR MCIF_WB_BUF_1_SHORT_LINE_ERROR MCIF_WB_BUF_1_FRAME_LENGTH_ERROR MCIF_WB_BUF_1_CUR_LINE_R MCIF_WB_BUF_1_NEW_CONTENT MCIF_WB_BUF_1_COLOR_DEPTH MCIF_WB_BUF_1_TMZ_BLACK_PIXEL MCIF_WB_BUF_1_TMZ MCIF_WB_BUF_1_Y_OVERRUN MCIF_WB_BUF_1_C_OVERRUN MCIF_WB_BUF_2_ACTIVE MCIF_WB_BUF_2_SW_LOCKED MCIF_WB_BUF_2_VCE_LOCKED MCIF_WB_BUF_2_OVERFLOW MCIF_WB_BUF_2_DISABLE MCIF_WB_BUF_2_MODE MCIF_WB_BUF_2_BUFTAG MCIF_WB_BUF_2_NXT_BUF MCIF_WB_BUF_2_FIELD MCIF_WB_BUF_2_CUR_LINE_L MCIF_WB_BUF_2_LONG_LINE_ERROR MCIF_WB_BUF_2_SHORT_LINE_ERROR MCIF_WB_BUF_2_FRAME_LENGTH_ERROR MCIF_WB_BUF_2_CUR_LINE_R MCIF_WB_BUF_2_NEW_CONTENT MCIF_WB_BUF_2_COLOR_DEPTH MCIF_WB_BUF_2_TMZ_BLACK_PIXEL MCIF_WB_BUF_2_TMZ MCIF_WB_BUF_2_Y_OVERRUN MCIF_WB_BUF_2_C_OVERRUN MCIF_WB_BUF_3_ACTIVE MCIF_WB_BUF_3_SW_LOCKED MCIF_WB_BUF_3_VCE_LOCKED MCIF_WB_BUF_3_OVERFLOW MCIF_WB_BUF_3_DISABLE MCIF_WB_BUF_3_MODE MCIF_WB_BUF_3_BUFTAG MCIF_WB_BUF_3_NXT_BUF MCIF_WB_BUF_3_FIELD MCIF_WB_BUF_3_CUR_LINE_L MCIF_WB_BUF_3_LONG_LINE_ERROR MCIF_WB_BUF_3_SHORT_LINE_ERROR MCIF_WB_BUF_3_FRAME_LENGTH_ERROR MCIF_WB_BUF_3_CUR_LINE_R MCIF_WB_BUF_3_NEW_CONTENT MCIF_WB_BUF_3_COLOR_DEPTH MCIF_WB_BUF_3_TMZ_BLACK_PIXEL MCIF_WB_BUF_3_TMZ MCIF_WB_BUF_3_Y_OVERRUN MCIF_WB_BUF_3_C_OVERRUN MCIF_WB_BUF_4_ACTIVE MCIF_WB_BUF_4_SW_LOCKED MCIF_WB_BUF_4_VCE_LOCKED MCIF_WB_BUF_4_OVERFLOW MCIF_WB_BUF_4_DISABLE MCIF_WB_BUF_4_MODE MCIF_WB_BUF_4_BUFTAG MCIF_WB_BUF_4_NXT_BUF MCIF_WB_BUF_4_FIELD MCIF_WB_BUF_4_CUR_LINE_L MCIF_WB_BUF_4_LONG_LINE_ERROR MCIF_WB_BUF_4_SHORT_LINE_ERROR MCIF_WB_BUF_4_FRAME_LENGTH_ERROR MCIF_WB_BUF_4_CUR_LINE_R MCIF_WB_BUF_4_NEW_CONTENT MCIF_WB_BUF_4_COLOR_DEPTH MCIF_WB_BUF_4_TMZ_BLACK_PIXEL MCIF_WB_BUF_4_TMZ MCIF_WB_BUF_4_Y_OVERRUN MCIF_WB_BUF_4_C_OVERRUN MCIF_WB_CLIENT_ARBITRATION_SLICE MCIF_WB_TIME_PER_PIXEL WM_CHANGE_ACK_FORCE_ON MCIF_WB_CLI_WATERMARK_MASK MCIF_WB_BUFMGR_VCE_LOCK_IGNORE MCIF_WB_BUFMGR_VCE_INT_EN MCIF_WB_BUFMGR_VCE_INT_ACK MCIF_WB_BUFMGR_VCE_SLICE_INT_EN MCIF_WB_BUFMGR_VCE_LOCK MCIF_WB_BUFMGR_SLICE_SIZE NB_PSTATE_CHANGE_REFRESH_WATERMARK NB_PSTATE_CHANGE_FORCE_ON NB_PSTATE_ALLOW_FOR_URGENT MCIF_WB_CLI_WATERMARK MCIF_WB_CLI_CLOCK_GATER_OVERRIDE MCIF_WB_PITCH_SIZE_WARMUP DIS_REFRESH_UNDER_NBPREQ PERFRAME_SELF_REFRESH MAX_SCALED_TIME_TO_URGENT MCIF_WB_BUF_1_RESOLUTION_WIDTH MCIF_WB_BUF_1_RESOLUTION_HEIGHT MCIF_WB_BUF_2_RESOLUTION_WIDTH MCIF_WB_BUF_2_RESOLUTION_HEIGHT MCIF_WB_BUF_3_RESOLUTION_WIDTH MCIF_WB_BUF_3_RESOLUTION_HEIGHT MCIF_WB_BUF_4_RESOLUTION_WIDTH MCIF_WB_BUF_4_RESOLUTION_HEIGHT MCIF_WB0_WM_CHG_SEL MCIF_WB0_WM_CHG_REQ MCIF_WB0_WM_CHG_ACK_INT_DIS MCIF_WB0_WM_CHG_ACK_INT_STATUS dcn20_mmhubbub_shift dcn20_mmhubbub mcif_wb_regs mcif_wb_shift mcif_wb_mask dcn20_clk_src_array_id DCN20_CLK_SRC_PLL0 DCN20_CLK_SRC_PLL1 DCN20_CLK_SRC_PLL2 DCN20_CLK_SRC_PLL3 DCN20_CLK_SRC_PLL4 DCN20_CLK_SRC_PLL5 DCN20_CLK_SRC_TOTAL primary_pipe secondary_pipe dcn201_resource_pool dcn201_mpc_registers dcn201_mpc_shift MPC_OUT_RATE_CONTROL MPC_OUT_RATE_CONTROL_DISABLE MPC_OUT_FLOW_CONTROL_MODE MPC_OUT_FLOW_CONTROL_COUNT0 MPC_OUT_FLOW_CONTROL_COUNT1 dcn201_mpc_mask dcn201_mpc dcn201_hubp_registers dcn201_hubp_shift dcn201_hubp_mask dcn201_hubp dcn201_dpp_shift dcn201_dpp_mask dcn201_dpp_registers dcn201_dpp dcn201_opp_shift dcn201_opp_mask dcn201_opp_registers dcn201_opp DCN20_CLK_SRC_TOTAL_DCN201 dcn21_hubp PLAT_54186_wa_chroma_addr_offset dcn21_link_encoder DCN20_CLK_SRC_TOTAL_DCN21 dcn30_resource_pool dcn30_mpc_registers DWB_MUX MPCC_GAMUT_REMAP_COEF_FORMAT MPCC_GAMUT_REMAP_MODE MPC_GAMUT_REMAP_C11_C12_A MPC_GAMUT_REMAP_C33_C34_A MPC_GAMUT_REMAP_C11_C12_B MPC_GAMUT_REMAP_C33_C34_B MPC_RMU_CONTROL MPC_RMU_MEM_PWR_CTRL SHAPER_CONTROL SHAPER_OFFSET_R SHAPER_OFFSET_G SHAPER_OFFSET_B SHAPER_SCALE_R SHAPER_SCALE_G_B SHAPER_LUT_INDEX SHAPER_LUT_DATA SHAPER_LUT_WRITE_EN_MASK SHAPER_RAMA_START_CNTL_B SHAPER_RAMA_START_CNTL_G SHAPER_RAMA_START_CNTL_R SHAPER_RAMA_END_CNTL_B SHAPER_RAMA_END_CNTL_G SHAPER_RAMA_END_CNTL_R SHAPER_RAMA_REGION_0_1 SHAPER_RAMA_REGION_2_3 SHAPER_RAMA_REGION_4_5 SHAPER_RAMA_REGION_6_7 SHAPER_RAMA_REGION_8_9 SHAPER_RAMA_REGION_10_11 SHAPER_RAMA_REGION_12_13 SHAPER_RAMA_REGION_14_15 SHAPER_RAMA_REGION_16_17 SHAPER_RAMA_REGION_18_19 SHAPER_RAMA_REGION_20_21 SHAPER_RAMA_REGION_22_23 SHAPER_RAMA_REGION_24_25 SHAPER_RAMA_REGION_26_27 SHAPER_RAMA_REGION_28_29 SHAPER_RAMA_REGION_30_31 SHAPER_RAMA_REGION_32_33 MPCC_OGAM_RAMA_START_SLOPE_CNTL_B MPCC_OGAM_RAMA_START_SLOPE_CNTL_G MPCC_OGAM_RAMA_START_SLOPE_CNTL_R MPCC_OGAM_RAMA_OFFSET_B MPCC_OGAM_RAMA_OFFSET_G MPCC_OGAM_RAMA_OFFSET_R MPCC_OGAM_RAMA_START_BASE_CNTL_B MPCC_OGAM_RAMA_START_BASE_CNTL_G MPCC_OGAM_RAMA_START_BASE_CNTL_R SHAPER_RAMB_START_CNTL_B SHAPER_RAMB_START_CNTL_G SHAPER_RAMB_START_CNTL_R SHAPER_RAMB_END_CNTL_B SHAPER_RAMB_END_CNTL_G SHAPER_RAMB_END_CNTL_R SHAPER_RAMB_REGION_0_1 SHAPER_RAMB_REGION_2_3 SHAPER_RAMB_REGION_4_5 SHAPER_RAMB_REGION_6_7 SHAPER_RAMB_REGION_8_9 SHAPER_RAMB_REGION_10_11 SHAPER_RAMB_REGION_12_13 SHAPER_RAMB_REGION_14_15 SHAPER_RAMB_REGION_16_17 SHAPER_RAMB_REGION_18_19 SHAPER_RAMB_REGION_20_21 SHAPER_RAMB_REGION_22_23 SHAPER_RAMB_REGION_24_25 SHAPER_RAMB_REGION_26_27 SHAPER_RAMB_REGION_28_29 SHAPER_RAMB_REGION_30_31 SHAPER_RAMB_REGION_32_33 RMU_3DLUT_MODE RMU_3DLUT_INDEX RMU_3DLUT_DATA RMU_3DLUT_DATA_30BIT RMU_3DLUT_READ_WRITE_CONTROL RMU_3DLUT_OUT_NORM_FACTOR RMU_3DLUT_OUT_OFFSET_R RMU_3DLUT_OUT_OFFSET_G RMU_3DLUT_OUT_OFFSET_B MPCC_OGAM_RAMB_START_SLOPE_CNTL_B MPCC_OGAM_RAMB_START_SLOPE_CNTL_G MPCC_OGAM_RAMB_START_SLOPE_CNTL_R MPCC_OGAM_CONTROL MPCC_OGAM_LUT_CONTROL MPCC_OGAM_RAMB_OFFSET_B MPCC_OGAM_RAMB_OFFSET_G MPCC_OGAM_RAMB_OFFSET_R MPCC_OGAM_RAMB_START_BASE_CNTL_B MPCC_OGAM_RAMB_START_BASE_CNTL_G MPCC_OGAM_RAMB_START_BASE_CNTL_R MPC_OUT_CSC_COEF_FORMAT MPCC_MOVABLE_CM_LOCATION_CONTROL MPCC_MCM_SHAPER_CONTROL MPCC_MCM_SHAPER_OFFSET_R MPCC_MCM_SHAPER_OFFSET_G MPCC_MCM_SHAPER_OFFSET_B MPCC_MCM_SHAPER_SCALE_R MPCC_MCM_SHAPER_SCALE_G_B MPCC_MCM_SHAPER_LUT_INDEX MPCC_MCM_SHAPER_LUT_DATA MPCC_MCM_SHAPER_LUT_WRITE_EN_MASK MPCC_MCM_SHAPER_RAMA_START_CNTL_B MPCC_MCM_SHAPER_RAMA_START_CNTL_G MPCC_MCM_SHAPER_RAMA_START_CNTL_R MPCC_MCM_SHAPER_RAMA_END_CNTL_B MPCC_MCM_SHAPER_RAMA_END_CNTL_G MPCC_MCM_SHAPER_RAMA_END_CNTL_R MPCC_MCM_SHAPER_RAMA_REGION_0_1 MPCC_MCM_SHAPER_RAMA_REGION_2_3 MPCC_MCM_SHAPER_RAMA_REGION_4_5 MPCC_MCM_SHAPER_RAMA_REGION_6_7 MPCC_MCM_SHAPER_RAMA_REGION_8_9 MPCC_MCM_SHAPER_RAMA_REGION_10_11 MPCC_MCM_SHAPER_RAMA_REGION_12_13 MPCC_MCM_SHAPER_RAMA_REGION_14_15 MPCC_MCM_SHAPER_RAMA_REGION_16_17 MPCC_MCM_SHAPER_RAMA_REGION_18_19 MPCC_MCM_SHAPER_RAMA_REGION_20_21 MPCC_MCM_SHAPER_RAMA_REGION_22_23 MPCC_MCM_SHAPER_RAMA_REGION_24_25 MPCC_MCM_SHAPER_RAMA_REGION_26_27 MPCC_MCM_SHAPER_RAMA_REGION_28_29 MPCC_MCM_SHAPER_RAMA_REGION_30_31 MPCC_MCM_SHAPER_RAMA_REGION_32_33 MPCC_MCM_SHAPER_RAMB_START_CNTL_B MPCC_MCM_SHAPER_RAMB_START_CNTL_G MPCC_MCM_SHAPER_RAMB_START_CNTL_R MPCC_MCM_SHAPER_RAMB_END_CNTL_B MPCC_MCM_SHAPER_RAMB_END_CNTL_G MPCC_MCM_SHAPER_RAMB_END_CNTL_R MPCC_MCM_SHAPER_RAMB_REGION_0_1 MPCC_MCM_SHAPER_RAMB_REGION_2_3 MPCC_MCM_SHAPER_RAMB_REGION_4_5 MPCC_MCM_SHAPER_RAMB_REGION_6_7 MPCC_MCM_SHAPER_RAMB_REGION_8_9 MPCC_MCM_SHAPER_RAMB_REGION_10_11 MPCC_MCM_SHAPER_RAMB_REGION_12_13 MPCC_MCM_SHAPER_RAMB_REGION_14_15 MPCC_MCM_SHAPER_RAMB_REGION_16_17 MPCC_MCM_SHAPER_RAMB_REGION_18_19 MPCC_MCM_SHAPER_RAMB_REGION_20_21 MPCC_MCM_SHAPER_RAMB_REGION_22_23 MPCC_MCM_SHAPER_RAMB_REGION_24_25 MPCC_MCM_SHAPER_RAMB_REGION_26_27 MPCC_MCM_SHAPER_RAMB_REGION_28_29 MPCC_MCM_SHAPER_RAMB_REGION_30_31 MPCC_MCM_SHAPER_RAMB_REGION_32_33 MPCC_MCM_3DLUT_MODE MPCC_MCM_3DLUT_INDEX MPCC_MCM_3DLUT_DATA MPCC_MCM_3DLUT_DATA_30BIT MPCC_MCM_3DLUT_READ_WRITE_CONTROL MPCC_MCM_3DLUT_OUT_NORM_FACTOR MPCC_MCM_3DLUT_OUT_OFFSET_R MPCC_MCM_3DLUT_OUT_OFFSET_G MPCC_MCM_3DLUT_OUT_OFFSET_B MPCC_MCM_1DLUT_CONTROL MPCC_MCM_1DLUT_LUT_INDEX MPCC_MCM_1DLUT_LUT_DATA MPCC_MCM_1DLUT_LUT_CONTROL MPCC_MCM_1DLUT_RAMA_START_CNTL_B MPCC_MCM_1DLUT_RAMA_START_CNTL_G MPCC_MCM_1DLUT_RAMA_START_CNTL_R MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_B MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_G MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_R MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_B MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_G MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_R MPCC_MCM_1DLUT_RAMA_END_CNTL1_B MPCC_MCM_1DLUT_RAMA_END_CNTL2_B MPCC_MCM_1DLUT_RAMA_END_CNTL1_G MPCC_MCM_1DLUT_RAMA_END_CNTL2_G MPCC_MCM_1DLUT_RAMA_END_CNTL1_R MPCC_MCM_1DLUT_RAMA_END_CNTL2_R MPCC_MCM_1DLUT_RAMA_OFFSET_B MPCC_MCM_1DLUT_RAMA_OFFSET_G MPCC_MCM_1DLUT_RAMA_OFFSET_R MPCC_MCM_1DLUT_RAMA_REGION_0_1 MPCC_MCM_1DLUT_RAMA_REGION_2_3 MPCC_MCM_1DLUT_RAMA_REGION_4_5 MPCC_MCM_1DLUT_RAMA_REGION_6_7 MPCC_MCM_1DLUT_RAMA_REGION_8_9 MPCC_MCM_1DLUT_RAMA_REGION_10_11 MPCC_MCM_1DLUT_RAMA_REGION_12_13 MPCC_MCM_1DLUT_RAMA_REGION_14_15 MPCC_MCM_1DLUT_RAMA_REGION_16_17 MPCC_MCM_1DLUT_RAMA_REGION_18_19 MPCC_MCM_1DLUT_RAMA_REGION_20_21 MPCC_MCM_1DLUT_RAMA_REGION_22_23 MPCC_MCM_1DLUT_RAMA_REGION_24_25 MPCC_MCM_1DLUT_RAMA_REGION_26_27 MPCC_MCM_1DLUT_RAMA_REGION_28_29 MPCC_MCM_1DLUT_RAMA_REGION_30_31 MPCC_MCM_1DLUT_RAMA_REGION_32_33 MPCC_MCM_1DLUT_RAMB_START_CNTL_B MPCC_MCM_1DLUT_RAMB_START_CNTL_G MPCC_MCM_1DLUT_RAMB_START_CNTL_R MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_B MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_G MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_R MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_B MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_G MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_R MPCC_MCM_1DLUT_RAMB_END_CNTL1_B MPCC_MCM_1DLUT_RAMB_END_CNTL2_B MPCC_MCM_1DLUT_RAMB_END_CNTL1_G MPCC_MCM_1DLUT_RAMB_END_CNTL2_G MPCC_MCM_1DLUT_RAMB_END_CNTL1_R MPCC_MCM_1DLUT_RAMB_END_CNTL2_R MPCC_MCM_1DLUT_RAMB_OFFSET_B MPCC_MCM_1DLUT_RAMB_OFFSET_G MPCC_MCM_1DLUT_RAMB_OFFSET_R MPCC_MCM_1DLUT_RAMB_REGION_0_1 MPCC_MCM_1DLUT_RAMB_REGION_2_3 MPCC_MCM_1DLUT_RAMB_REGION_4_5 MPCC_MCM_1DLUT_RAMB_REGION_6_7 MPCC_MCM_1DLUT_RAMB_REGION_8_9 MPCC_MCM_1DLUT_RAMB_REGION_10_11 MPCC_MCM_1DLUT_RAMB_REGION_12_13 MPCC_MCM_1DLUT_RAMB_REGION_14_15 MPCC_MCM_1DLUT_RAMB_REGION_16_17 MPCC_MCM_1DLUT_RAMB_REGION_18_19 MPCC_MCM_1DLUT_RAMB_REGION_20_21 MPCC_MCM_1DLUT_RAMB_REGION_22_23 MPCC_MCM_1DLUT_RAMB_REGION_24_25 MPCC_MCM_1DLUT_RAMB_REGION_26_27 MPCC_MCM_1DLUT_RAMB_REGION_28_29 MPCC_MCM_1DLUT_RAMB_REGION_30_31 MPCC_MCM_1DLUT_RAMB_REGION_32_33 MPCC_MCM_MEM_PWR_CTRL dcn30_mpc_shift MPC_DWB0_MUX MPC_DWB0_MUX_STATUS MPC_OUT_FLOW_CONTROL_COUNT MPCC_GAMUT_REMAP_MODE_CURRENT MPCC_GAMUT_REMAP_C11_A MPCC_GAMUT_REMAP_C12_A MPC_RMU0_MUX MPC_RMU1_MUX MPC_RMU0_MUX_STATUS MPC_RMU1_MUX_STATUS MPC_RMU0_MEM_PWR_FORCE MPC_RMU0_MEM_PWR_DIS MPC_RMU0_MEM_LOW_PWR_MODE MPC_RMU0_SHAPER_MEM_PWR_STATE MPC_RMU0_3DLUT_MEM_PWR_STATE MPC_RMU1_MEM_PWR_FORCE MPC_RMU1_MEM_PWR_DIS MPC_RMU1_MEM_LOW_PWR_MODE MPC_RMU1_SHAPER_MEM_PWR_STATE MPC_RMU1_3DLUT_MEM_PWR_STATE MPCC_OGAM_RAMA_EXP_REGION_START_SLOPE_B MPCC_OGAM_RAMA_EXP_REGION_START_BASE_B MPCC_OGAM_SELECT MPCC_OGAM_PWL_DISABLE MPCC_OGAM_MODE_CURRENT MPCC_OGAM_SELECT_CURRENT MPCC_OGAM_LUT_WRITE_COLOR_MASK MPCC_OGAM_LUT_READ_COLOR_SEL MPCC_OGAM_LUT_READ_DBG MPCC_OGAM_LUT_HOST_SEL MPCC_OGAM_LUT_CONFIG_MODE MPCC_OGAM_LUT_STATUS MPCC_OGAM_MEM_LOW_PWR_MODE MPCC_OGAM_MEM_PWR_STATE MPC_RMU_3DLUT_MODE MPC_RMU_3DLUT_SIZE MPC_RMU_3DLUT_MODE_CURRENT MPC_RMU_3DLUT_WRITE_EN_MASK MPC_RMU_3DLUT_RAM_SEL MPC_RMU_3DLUT_30BIT_EN MPC_RMU_3DLUT_CONFIG_STATUS MPC_RMU_3DLUT_READ_SEL MPC_RMU_3DLUT_INDEX MPC_RMU_3DLUT_DATA0 MPC_RMU_3DLUT_DATA1 MPC_RMU_3DLUT_DATA_30BIT MPC_RMU_SHAPER_LUT_MODE MPC_RMU_SHAPER_LUT_MODE_CURRENT MPC_RMU_SHAPER_OFFSET_R MPC_RMU_SHAPER_OFFSET_G MPC_RMU_SHAPER_OFFSET_B MPC_RMU_SHAPER_SCALE_R MPC_RMU_SHAPER_SCALE_G MPC_RMU_SHAPER_SCALE_B MPC_RMU_SHAPER_LUT_INDEX MPC_RMU_SHAPER_LUT_DATA MPC_RMU_SHAPER_LUT_WRITE_EN_MASK MPC_RMU_SHAPER_LUT_WRITE_SEL MPC_RMU_SHAPER_CONFIG_STATUS MPC_RMU_SHAPER_RAMA_EXP_REGION_START_B MPC_RMU_SHAPER_RAMA_EXP_REGION_START_SEGMENT_B MPC_RMU_SHAPER_RAMA_EXP_REGION_END_B MPC_RMU_SHAPER_RAMA_EXP_REGION_END_BASE_B MPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET MPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS MPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET MPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS MPC_RMU_SHAPER_MODE_CURRENT MPCC_MOVABLE_CM_LOCATION_CNTL MPCC_MOVABLE_CM_LOCATION_CNTL_CURRENT MPCC_MCM_SHAPER_MEM_PWR_FORCE MPCC_MCM_SHAPER_MEM_PWR_DIS MPCC_MCM_SHAPER_MEM_LOW_PWR_MODE MPCC_MCM_3DLUT_MEM_PWR_FORCE MPCC_MCM_3DLUT_MEM_PWR_DIS MPCC_MCM_3DLUT_MEM_LOW_PWR_MODE MPCC_MCM_1DLUT_MEM_PWR_FORCE MPCC_MCM_1DLUT_MEM_PWR_DIS MPCC_MCM_1DLUT_MEM_LOW_PWR_MODE MPCC_MCM_SHAPER_MEM_PWR_STATE MPCC_MCM_3DLUT_MEM_PWR_STATE MPCC_MCM_1DLUT_MEM_PWR_STATE MPCC_MCM_3DLUT_SIZE MPCC_MCM_3DLUT_MODE_CURRENT MPCC_MCM_3DLUT_WRITE_EN_MASK MPCC_MCM_3DLUT_RAM_SEL MPCC_MCM_3DLUT_30BIT_EN MPCC_MCM_3DLUT_CONFIG_STATUS MPCC_MCM_3DLUT_READ_SEL MPCC_MCM_3DLUT_DATA0 MPCC_MCM_3DLUT_DATA1 MPCC_MCM_SHAPER_LUT_MODE MPCC_MCM_SHAPER_MODE_CURRENT MPCC_MCM_SHAPER_SCALE_G MPCC_MCM_SHAPER_SCALE_B MPCC_MCM_SHAPER_LUT_WRITE_SEL MPCC_MCM_SHAPER_CONFIG_STATUS MPCC_MCM_SHAPER_RAMA_EXP_REGION_START_B MPCC_MCM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_B MPCC_MCM_SHAPER_RAMA_EXP_REGION_END_B MPCC_MCM_SHAPER_RAMA_EXP_REGION_END_BASE_B MPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET MPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS MPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET MPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS MPCC_MCM_1DLUT_MODE MPCC_MCM_1DLUT_SELECT MPCC_MCM_1DLUT_PWL_DISABLE MPCC_MCM_1DLUT_MODE_CURRENT MPCC_MCM_1DLUT_SELECT_CURRENT MPCC_MCM_1DLUT_LUT_WRITE_COLOR_MASK MPCC_MCM_1DLUT_LUT_READ_COLOR_SEL MPCC_MCM_1DLUT_LUT_HOST_SEL MPCC_MCM_1DLUT_LUT_CONFIG_MODE MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_B MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SEGMENT_B MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SLOPE_B MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_BASE_B MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_BASE_B MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_B MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_SLOPE_B MPCC_MCM_1DLUT_RAMA_EXP_REGION0_LUT_OFFSET MPCC_MCM_1DLUT_RAMA_EXP_REGION0_NUM_SEGMENTS MPCC_MCM_1DLUT_RAMA_EXP_REGION1_LUT_OFFSET MPCC_MCM_1DLUT_RAMA_EXP_REGION1_NUM_SEGMENTS dcn30_mpc_mask dcn30_mpc num_rmu dcn3_dpp_shift FORMAT_CROSSBAR_R FORMAT_CROSSBAR_G FORMAT_CROSSBAR_B CM_DEALPHA_EN CM_DEALPHA_ABLND CM_BIAS_Y_G CM_BIAS_CB_B CM_BIAS_CR_R GAMCOR_MEM_PWR_DIS GAMCOR_MEM_PWR_FORCE HDR3DLUT_MEM_PWR_FORCE SHAPER_MEM_PWR_FORCE PRE_DEGAM_MODE PRE_DEGAM_SELECT CNVC_ALPHA_PLANE_ENABLE PRE_DEALPHA_EN PRE_DEALPHA_ABLND_EN PRE_REALPHA_EN PRE_REALPHA_ABLND_EN PRE_CSC_MODE PRE_CSC_MODE_CURRENT PRE_CSC_C11 PRE_CSC_C12 PRE_CSC_C33 PRE_CSC_C34 CM_POST_CSC_MODE CM_POST_CSC_MODE_CURRENT CM_POST_CSC_C11 CM_POST_CSC_C12 CM_POST_CSC_C33 CM_POST_CSC_C34 CM_GAMCOR_MODE CM_GAMCOR_SELECT CM_GAMCOR_PWL_DISABLE CM_GAMCOR_MODE_CURRENT CM_GAMCOR_SELECT_CURRENT CM_GAMCOR_LUT_INDEX CM_GAMCOR_LUT_DATA CM_GAMCOR_LUT_WRITE_COLOR_MASK CM_GAMCOR_LUT_READ_COLOR_SEL CM_GAMCOR_LUT_READ_DBG CM_GAMCOR_LUT_HOST_SEL CM_GAMCOR_LUT_CONFIG_MODE CM_GAMCOR_LUT_STATUS CM_GAMCOR_RAMA_EXP_REGION_START_B CM_GAMCOR_RAMA_EXP_REGION_START_SEGMENT_B CM_GAMCOR_RAMA_EXP_REGION_START_SLOPE_B CM_GAMCOR_RAMA_EXP_REGION_START_BASE_B CM_GAMCOR_RAMA_EXP_REGION_END_BASE_B CM_GAMCOR_RAMA_EXP_REGION_END_B CM_GAMCOR_RAMA_EXP_REGION_END_SLOPE_B CM_GAMCOR_RAMA_OFFSET_B CM_GAMCOR_RAMA_EXP_REGION0_LUT_OFFSET CM_GAMCOR_RAMA_EXP_REGION0_NUM_SEGMENTS CM_GAMCOR_RAMA_EXP_REGION1_LUT_OFFSET CM_GAMCOR_RAMA_EXP_REGION1_NUM_SEGMENTS CM_GAMUT_REMAP_MODE_CURRENT CM_BLNDGAM_RAMB_EXP_REGION_START_SLOPE_B CM_BLNDGAM_RAMB_EXP_REGION_START_SLOPE_G CM_BLNDGAM_RAMB_EXP_REGION_START_SLOPE_R CM_BLNDGAM_RAMA_EXP_REGION_START_SLOPE_B CM_BLNDGAM_RAMA_EXP_REGION_START_SLOPE_G CM_BLNDGAM_RAMA_EXP_REGION_START_SLOPE_R CM_BLNDGAM_LUT_WRITE_COLOR_MASK CM_BLNDGAM_LUT_HOST_SEL CM_BLNDGAM_LUT_CONFIG_MODE CM_3DLUT_MODE_CURRENT CM_SHAPER_MODE_CURRENT CM_BLNDGAM_MODE CM_BLNDGAM_MODE_CURRENT CM_BLNDGAM_SELECT_CURRENT CM_BLNDGAM_SELECT GAMCOR_MEM_PWR_STATE BLNDGAM_MEM_PWR_STATE HDR3DLUT_MEM_PWR_STATE SHAPER_MEM_PWR_STATE dcn3_dpp_mask dcn3_dpp_registers CM_MEM_PWR_STATUS CM_MEM_PWR_STATUS2 CM_MEM_PWR_CTRL2 CM_DEALPHA CM_BIAS_Y_G_CB_B PRE_DEGAM PRE_DEALPHA PRE_REALPHA PRE_CSC_C11_C12 PRE_CSC_C33_C34 PRE_CSC_B_C11_C12 PRE_CSC_B_C33_C34 CM_POST_CSC_CONTROL CM_POST_CSC_C11_C12 CM_POST_CSC_C33_C34 CM_POST_CSC_B_C11_C12 CM_POST_CSC_B_C33_C34 CM_GAMCOR_CONTROL CM_GAMCOR_LUT_CONTROL CM_GAMCOR_RAMB_START_CNTL_B CM_GAMCOR_RAMB_START_CNTL_G CM_GAMCOR_RAMB_START_CNTL_R CM_GAMCOR_RAMB_START_SLOPE_CNTL_B CM_GAMCOR_RAMB_START_SLOPE_CNTL_G CM_GAMCOR_RAMB_START_SLOPE_CNTL_R CM_GAMCOR_RAMB_END_CNTL1_B CM_GAMCOR_RAMB_END_CNTL2_B CM_GAMCOR_RAMB_END_CNTL1_G CM_GAMCOR_RAMB_END_CNTL2_G CM_GAMCOR_RAMB_END_CNTL1_R CM_GAMCOR_RAMB_END_CNTL2_R CM_GAMCOR_RAMB_REGION_0_1 CM_GAMCOR_RAMB_REGION_32_33 CM_GAMCOR_RAMB_OFFSET_B CM_GAMCOR_RAMB_OFFSET_G CM_GAMCOR_RAMB_OFFSET_R CM_GAMCOR_RAMB_START_BASE_CNTL_B CM_GAMCOR_RAMB_START_BASE_CNTL_G CM_GAMCOR_RAMB_START_BASE_CNTL_R CM_GAMCOR_RAMA_START_CNTL_B CM_GAMCOR_RAMA_START_CNTL_G CM_GAMCOR_RAMA_START_CNTL_R CM_GAMCOR_RAMA_START_SLOPE_CNTL_B CM_GAMCOR_RAMA_START_SLOPE_CNTL_G CM_GAMCOR_RAMA_START_SLOPE_CNTL_R CM_GAMCOR_RAMA_END_CNTL1_B CM_GAMCOR_RAMA_END_CNTL2_B CM_GAMCOR_RAMA_END_CNTL1_G CM_GAMCOR_RAMA_END_CNTL2_G CM_GAMCOR_RAMA_END_CNTL1_R CM_GAMCOR_RAMA_END_CNTL2_R CM_GAMCOR_RAMA_REGION_0_1 CM_GAMCOR_RAMA_REGION_32_33 CM_GAMCOR_RAMA_OFFSET_G CM_GAMCOR_RAMA_OFFSET_R CM_GAMCOR_RAMA_START_BASE_CNTL_B CM_GAMCOR_RAMA_START_BASE_CNTL_G CM_GAMCOR_RAMA_START_BASE_CNTL_R CM_BLNDGAM_RAMA_START_SLOPE_CNTL_B CM_BLNDGAM_RAMA_START_SLOPE_CNTL_G CM_BLNDGAM_RAMA_START_SLOPE_CNTL_R CM_BLNDGAM_RAMB_START_SLOPE_CNTL_B CM_BLNDGAM_RAMB_START_SLOPE_CNTL_G CM_BLNDGAM_RAMB_START_SLOPE_CNTL_R CM_BLNDGAM_LUT_CONTROL dcn3_dpp dcn30_vpg_registers VPG_GENERIC_STATUS VPG_GENERIC_PACKET_ACCESS_CTRL VPG_GENERIC_PACKET_DATA VPG_GSP_FRAME_UPDATE_CTRL VPG_GSP_IMMEDIATE_UPDATE_CTRL dcn30_vpg_shift VPG_GENERIC_CONFLICT_OCCURED VPG_GENERIC_CONFLICT_CLR VPG_GENERIC_DATA_INDEX VPG_GENERIC_DATA_BYTE0 VPG_GENERIC_DATA_BYTE1 VPG_GENERIC_DATA_BYTE2 VPG_GENERIC_DATA_BYTE3 VPG_GENERIC0_FRAME_UPDATE VPG_GENERIC1_FRAME_UPDATE VPG_GENERIC2_FRAME_UPDATE VPG_GENERIC3_FRAME_UPDATE VPG_GENERIC4_FRAME_UPDATE VPG_GENERIC5_FRAME_UPDATE VPG_GENERIC6_FRAME_UPDATE VPG_GENERIC7_FRAME_UPDATE VPG_GENERIC8_FRAME_UPDATE VPG_GENERIC9_FRAME_UPDATE VPG_GENERIC10_FRAME_UPDATE VPG_GENERIC11_FRAME_UPDATE VPG_GENERIC12_FRAME_UPDATE VPG_GENERIC13_FRAME_UPDATE VPG_GENERIC14_FRAME_UPDATE VPG_GENERIC0_IMMEDIATE_UPDATE VPG_GENERIC1_IMMEDIATE_UPDATE VPG_GENERIC2_IMMEDIATE_UPDATE VPG_GENERIC3_IMMEDIATE_UPDATE VPG_GENERIC4_IMMEDIATE_UPDATE VPG_GENERIC5_IMMEDIATE_UPDATE VPG_GENERIC6_IMMEDIATE_UPDATE VPG_GENERIC7_IMMEDIATE_UPDATE VPG_GENERIC8_IMMEDIATE_UPDATE VPG_GENERIC9_IMMEDIATE_UPDATE VPG_GENERIC10_IMMEDIATE_UPDATE VPG_GENERIC11_IMMEDIATE_UPDATE VPG_GENERIC12_IMMEDIATE_UPDATE VPG_GENERIC13_IMMEDIATE_UPDATE VPG_GENERIC14_IMMEDIATE_UPDATE dcn30_vpg_mask dcn30_vpg vpg_shift vpg_mask dcn30_afmt_registers AFMT_MEM_PWR dcn30_afmt_shift AFMT_MEM_PWR_FORCE dcn30_afmt_mask afmt_funcs setup_hdmi_audio se_audio_setup audio_info_immediate_update setup_dp_audio afmt_poweron afmt_powerdown dcn30_afmt afmt_shift afmt_mask dcn30_dwbc_registers DWB_ENABLE_CLK_CTRL DWB_MEM_PWR_CTRL FC_MODE_CTRL FC_FLOW_CTRL FC_WINDOW_START FC_WINDOW_SIZE FC_SOURCE_SIZE DWB_UPDATE_CTRL DWB_CRC_CTRL DWB_CRC_MASK_R_G DWB_CRC_MASK_B_A DWB_CRC_VAL_R_G DWB_CRC_VAL_B_A DWB_OUT_CTRL DWB_MMHUBBUB_BACKPRESSURE_CNT_EN DWB_MMHUBBUB_BACKPRESSURE_CNT DWB_HOST_READ_CONTROL DWB_SOFT_RESET DWB_DEBUG_CTRL DWB_DEBUG DWB_TEST_DEBUG_INDEX DWB_TEST_DEBUG_DATA DWBSCL_COEF_RAM_TAP_SELECT DWBSCL_COEF_RAM_TAP_DATA DWBSCL_MODE DWBSCL_TAP_CONTROL DWBSCL_HORZ_FILTER_SCALE_RATIO DWBSCL_HORZ_FILTER_INIT DWBSCL_VERT_FILTER_SCALE_RATIO DWBSCL_VERT_FILTER_INIT DWBSCL_BOUNDARY_CTRL DWBSCL_DEST_SIZE DWBSCL_OVERFLOW_STATUS DWBSCL_OVERFLOW_COUNTER DWBSCL_DEBUG DWBSCL_TEST_DEBUG_INDEX DWBSCL_TEST_DEBUG_DATA DWB_HDR_MULT_COEF DWB_GAMUT_REMAP_MODE DWB_GAMUT_REMAP_COEF_FORMAT DWB_GAMUT_REMAPA_C11_C12 DWB_GAMUT_REMAPA_C13_C14 DWB_GAMUT_REMAPA_C21_C22 DWB_GAMUT_REMAPA_C23_C24 DWB_GAMUT_REMAPA_C31_C32 DWB_GAMUT_REMAPA_C33_C34 DWB_GAMUT_REMAPB_C11_C12 DWB_GAMUT_REMAPB_C13_C14 DWB_GAMUT_REMAPB_C21_C22 DWB_GAMUT_REMAPB_C23_C24 DWB_GAMUT_REMAPB_C31_C32 DWB_GAMUT_REMAPB_C33_C34 DWB_OGAM_CONTROL DWB_OGAM_LUT_INDEX DWB_OGAM_LUT_DATA DWB_OGAM_LUT_CONTROL DWB_OGAM_RAMA_START_CNTL_B DWB_OGAM_RAMA_START_CNTL_G DWB_OGAM_RAMA_START_CNTL_R DWB_OGAM_RAMA_START_BASE_CNTL_B DWB_OGAM_RAMA_START_SLOPE_CNTL_B DWB_OGAM_RAMA_START_BASE_CNTL_G DWB_OGAM_RAMA_START_SLOPE_CNTL_G DWB_OGAM_RAMA_START_BASE_CNTL_R DWB_OGAM_RAMA_START_SLOPE_CNTL_R DWB_OGAM_RAMA_END_CNTL1_B DWB_OGAM_RAMA_END_CNTL2_B DWB_OGAM_RAMA_END_CNTL1_G DWB_OGAM_RAMA_END_CNTL2_G DWB_OGAM_RAMA_END_CNTL1_R DWB_OGAM_RAMA_END_CNTL2_R DWB_OGAM_RAMA_OFFSET_B DWB_OGAM_RAMA_OFFSET_G DWB_OGAM_RAMA_OFFSET_R DWB_OGAM_RAMA_REGION_0_1 DWB_OGAM_RAMA_REGION_2_3 DWB_OGAM_RAMA_REGION_4_5 DWB_OGAM_RAMA_REGION_6_7 DWB_OGAM_RAMA_REGION_8_9 DWB_OGAM_RAMA_REGION_10_11 DWB_OGAM_RAMA_REGION_12_13 DWB_OGAM_RAMA_REGION_14_15 DWB_OGAM_RAMA_REGION_16_17 DWB_OGAM_RAMA_REGION_18_19 DWB_OGAM_RAMA_REGION_20_21 DWB_OGAM_RAMA_REGION_22_23 DWB_OGAM_RAMA_REGION_24_25 DWB_OGAM_RAMA_REGION_26_27 DWB_OGAM_RAMA_REGION_28_29 DWB_OGAM_RAMA_REGION_30_31 DWB_OGAM_RAMA_REGION_32_33 DWB_OGAM_RAMB_START_CNTL_B DWB_OGAM_RAMB_START_CNTL_G DWB_OGAM_RAMB_START_CNTL_R DWB_OGAM_RAMB_START_BASE_CNTL_B DWB_OGAM_RAMB_START_SLOPE_CNTL_B DWB_OGAM_RAMB_START_BASE_CNTL_G DWB_OGAM_RAMB_START_SLOPE_CNTL_G DWB_OGAM_RAMB_START_BASE_CNTL_R DWB_OGAM_RAMB_START_SLOPE_CNTL_R DWB_OGAM_RAMB_END_CNTL1_B DWB_OGAM_RAMB_END_CNTL2_B DWB_OGAM_RAMB_END_CNTL1_G DWB_OGAM_RAMB_END_CNTL2_G DWB_OGAM_RAMB_END_CNTL1_R DWB_OGAM_RAMB_END_CNTL2_R DWB_OGAM_RAMB_OFFSET_B DWB_OGAM_RAMB_OFFSET_G DWB_OGAM_RAMB_OFFSET_R DWB_OGAM_RAMB_REGION_0_1 DWB_OGAM_RAMB_REGION_2_3 DWB_OGAM_RAMB_REGION_4_5 DWB_OGAM_RAMB_REGION_6_7 DWB_OGAM_RAMB_REGION_8_9 DWB_OGAM_RAMB_REGION_10_11 DWB_OGAM_RAMB_REGION_12_13 DWB_OGAM_RAMB_REGION_14_15 DWB_OGAM_RAMB_REGION_16_17 DWB_OGAM_RAMB_REGION_18_19 DWB_OGAM_RAMB_REGION_20_21 DWB_OGAM_RAMB_REGION_22_23 DWB_OGAM_RAMB_REGION_24_25 DWB_OGAM_RAMB_REGION_26_27 DWB_OGAM_RAMB_REGION_28_29 DWB_OGAM_RAMB_REGION_30_31 DWB_OGAM_RAMB_REGION_32_33 DWBCP_DEBUG DWBCP_TEST_DEBUG_INDEX DWBCP_TEST_DEBUG_DATA dcn30_dwbc_mask DWB_ENABLE DISPCLK_R_DWB_GATE_DIS DISPCLK_G_DWB_GATE_DIS DWB_TEST_CLK_SEL DWBSCL_LUT_MEM_PWR_FORCE DWBSCL_LUT_MEM_PWR_DIS DWBSCL_LUT_MEM_PWR_STATE DWBSCL_LB_MEM_PWR_FORCE DWBSCL_LB_MEM_PWR_DIS DWBSCL_LB_MEM_PWR_STATE DWB_OGAM_LUT_MEM_PWR_FORCE DWB_OGAM_LUT_MEM_PWR_DIS DWB_OGAM_LUT_MEM_PWR_STATE FC_FRAME_CAPTURE_EN FC_FRAME_CAPTURE_RATE FC_WINDOW_CROP_EN FC_EYE_SELECTION FC_STEREO_EYE_POLARITY FC_NEW_CONTENT FC_FI_EN FC_FI_PHASE FC_FRAME_CAPTURE_EN_CURRENT FC_FIRST_PIXEL_DELAY_COUNT FC_WINDOW_START_X FC_WINDOW_START_Y FC_WINDOW_WIDTH FC_WINDOW_HEIGHT FC_SOURCE_WIDTH FC_SOURCE_HEIGHT DWB_UPDATE_LOCK DWB_UPDATE_PENDING DWB_CRC_EN DWB_CRC_CONT_EN DWB_CRC_SRC_SEL DWB_CRC_RED_MASK DWB_CRC_GREEN_MASK DWB_CRC_BLUE_MASK DWB_CRC_A_MASK DWB_CRC_SIG_RED DWB_CRC_SIG_GREEN DWB_CRC_SIG_BLUE DWB_CRC_SIG_A OUT_FORMAT OUT_DENORM OUT_MAX OUT_MIN DWB_MMHUBBUB_MAX_BACKPRESSURE DWB_HOST_READ_RATE_CONTROL DWBSCL_DATA_OVERFLOW_FLAG DWBSCL_DATA_OVERFLOW_ACK DWBSCL_DATA_OVERFLOW_MASK DWBSCL_DATA_OVERFLOW_INT_STATUS DWBSCL_DATA_OVERFLOW_INT_TYPE DWBSCL_DATA_OVERFLOW_TYPE DWBSCL_DATA_OVERFLOW_OUT_X_CNT DWBSCL_DATA_OVERFLOW_OUT_Y_CNT DWBSCL_COEF_RAM_TAP_PAIR_IDX DWBSCL_COEF_RAM_PHASE DWBSCL_COEF_RAM_FILTER_TYPE DWBSCL_COEF_RAM_SELECT_RD DWBSCL_COEF_RAM_EVEN_TAP_COEF DWBSCL_COEF_RAM_EVEN_TAP_COEF_EN DWBSCL_COEF_RAM_ODD_TAP_COEF DWBSCL_COEF_RAM_ODD_TAP_COEF_EN DWBSCL_COEF_RAM_SELECT DWBSCL_COEF_RAM_SELECT_CURRENT DWBSCL_H_NUM_OF_TAPS DWBSCL_V_NUM_OF_TAPS DWBSCL_H_SCALE_RATIO DWBSCL_H_INIT_FRAC DWBSCL_H_INIT_INT DWBSCL_V_SCALE_RATIO DWBSCL_V_INIT_FRAC DWBSCL_V_INIT_INT DWBSCL_BOUNDARY_MODE DWBSCL_BLACK_COLOR_RGB DWBSCL_DEST_WIDTH DWBSCL_DEST_HEIGHT DWB_GAMUT_REMAP_MODE_CURRENT DWB_GAMUT_REMAPA_C11 DWB_GAMUT_REMAPA_C12 DWB_GAMUT_REMAPA_C13 DWB_GAMUT_REMAPA_C14 DWB_GAMUT_REMAPA_C21 DWB_GAMUT_REMAPA_C22 DWB_GAMUT_REMAPA_C23 DWB_GAMUT_REMAPA_C24 DWB_GAMUT_REMAPA_C31 DWB_GAMUT_REMAPA_C32 DWB_GAMUT_REMAPA_C33 DWB_GAMUT_REMAPA_C34 DWB_GAMUT_REMAPB_C11 DWB_GAMUT_REMAPB_C12 DWB_GAMUT_REMAPB_C13 DWB_GAMUT_REMAPB_C14 DWB_GAMUT_REMAPB_C21 DWB_GAMUT_REMAPB_C22 DWB_GAMUT_REMAPB_C23 DWB_GAMUT_REMAPB_C24 DWB_GAMUT_REMAPB_C31 DWB_GAMUT_REMAPB_C32 DWB_GAMUT_REMAPB_C33 DWB_GAMUT_REMAPB_C34 DWB_OGAM_MODE DWB_OGAM_SELECT DWB_OGAM_PWL_DISABLE DWB_OGAM_MODE_CURRENT DWB_OGAM_SELECT_CURRENT DWB_OGAM_LUT_WRITE_COLOR_MASK DWB_OGAM_LUT_READ_COLOR_SEL DWB_OGAM_LUT_READ_DBG DWB_OGAM_LUT_HOST_SEL DWB_OGAM_LUT_CONFIG_MODE DWB_OGAM_LUT_STATUS DWB_OGAM_RAMA_EXP_REGION_START_B DWB_OGAM_RAMA_EXP_REGION_START_SEGMENT_B DWB_OGAM_RAMA_EXP_REGION_START_G DWB_OGAM_RAMA_EXP_REGION_START_SEGMENT_G DWB_OGAM_RAMA_EXP_REGION_START_R DWB_OGAM_RAMA_EXP_REGION_START_SEGMENT_R DWB_OGAM_RAMA_EXP_REGION_START_BASE_B DWB_OGAM_RAMA_EXP_REGION_START_SLOPE_B DWB_OGAM_RAMA_EXP_REGION_START_BASE_G DWB_OGAM_RAMA_EXP_REGION_START_SLOPE_G DWB_OGAM_RAMA_EXP_REGION_START_BASE_R DWB_OGAM_RAMA_EXP_REGION_START_SLOPE_R DWB_OGAM_RAMA_EXP_REGION_END_BASE_B DWB_OGAM_RAMA_EXP_REGION_END_B DWB_OGAM_RAMA_EXP_REGION_END_SLOPE_B DWB_OGAM_RAMA_EXP_REGION_END_BASE_G DWB_OGAM_RAMA_EXP_REGION_END_G DWB_OGAM_RAMA_EXP_REGION_END_SLOPE_G DWB_OGAM_RAMA_EXP_REGION_END_BASE_R DWB_OGAM_RAMA_EXP_REGION_END_R DWB_OGAM_RAMA_EXP_REGION_END_SLOPE_R DWB_OGAM_RAMA_EXP_REGION0_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION0_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION1_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION1_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION2_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION2_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION3_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION3_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION4_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION4_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION5_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION5_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION6_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION6_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION7_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION7_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION8_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION8_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION9_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION9_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION10_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION10_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION11_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION11_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION12_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION12_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION13_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION13_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION14_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION14_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION15_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION15_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION16_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION16_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION17_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION17_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION18_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION18_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION19_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION19_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION20_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION20_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION21_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION21_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION22_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION22_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION23_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION23_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION24_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION24_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION25_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION25_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION26_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION26_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION27_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION27_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION28_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION28_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION29_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION29_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION30_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION30_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION31_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION31_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION32_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION32_NUM_SEGMENTS DWB_OGAM_RAMA_EXP_REGION33_LUT_OFFSET DWB_OGAM_RAMA_EXP_REGION33_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION_START_B DWB_OGAM_RAMB_EXP_REGION_START_SEGMENT_B DWB_OGAM_RAMB_EXP_REGION_START_G DWB_OGAM_RAMB_EXP_REGION_START_SEGMENT_G DWB_OGAM_RAMB_EXP_REGION_START_R DWB_OGAM_RAMB_EXP_REGION_START_SEGMENT_R DWB_OGAM_RAMB_EXP_REGION_START_BASE_B DWB_OGAM_RAMB_EXP_REGION_START_SLOPE_B DWB_OGAM_RAMB_EXP_REGION_START_BASE_G DWB_OGAM_RAMB_EXP_REGION_START_SLOPE_G DWB_OGAM_RAMB_EXP_REGION_START_BASE_R DWB_OGAM_RAMB_EXP_REGION_START_SLOPE_R DWB_OGAM_RAMB_EXP_REGION_END_BASE_B DWB_OGAM_RAMB_EXP_REGION_END_B DWB_OGAM_RAMB_EXP_REGION_END_SLOPE_B DWB_OGAM_RAMB_EXP_REGION_END_BASE_G DWB_OGAM_RAMB_EXP_REGION_END_G DWB_OGAM_RAMB_EXP_REGION_END_SLOPE_G DWB_OGAM_RAMB_EXP_REGION_END_BASE_R DWB_OGAM_RAMB_EXP_REGION_END_R DWB_OGAM_RAMB_EXP_REGION_END_SLOPE_R DWB_OGAM_RAMB_EXP_REGION0_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION0_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION1_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION1_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION2_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION2_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION3_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION3_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION4_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION4_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION5_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION5_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION6_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION6_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION7_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION7_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION8_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION8_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION9_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION9_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION10_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION10_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION11_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION11_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION12_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION12_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION13_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION13_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION14_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION14_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION15_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION15_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION16_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION16_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION17_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION17_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION18_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION18_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION19_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION19_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION20_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION20_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION21_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION21_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION22_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION22_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION23_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION23_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION24_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION24_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION25_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION25_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION26_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION26_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION27_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION27_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION28_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION28_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION29_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION29_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION30_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION30_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION31_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION31_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION32_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION32_NUM_SEGMENTS DWB_OGAM_RAMB_EXP_REGION33_LUT_OFFSET DWB_OGAM_RAMB_EXP_REGION33_NUM_SEGMENTS dcn30_dwbc_shift dcn30_dwbc dcn30_mmhubbub_registers MMHUBBUB_WARMUP_ADDR_REGION MMHUBBUB_WARMUP_BASE_ADDR_HIGH MMHUBBUB_WARMUP_BASE_ADDR_LOW MMHUBBUB_WARMUP_CONTROL_STATUS MMHUBBUB_WARMUP_P_VMID MCIF_WB_DRAM_SPEED_CHANGE_DURATION_VBI dcn30_mmhubbub_mask WBIF_WHOLE_BUF_MODE MMHUBBUB_WARMUP_EN MMHUBBUB_WARMUP_SW_INT_EN MMHUBBUB_WARMUP_SW_INT_STATUS MMHUBBUB_WARMUP_SW_INT_ACK MMHUBBUB_WARMUP_INC_ADDR dcn30_mmhubbub_shift dcn30_mmhubbub dcn30_clk_src_array_id DCN30_CLK_SRC_PLL0 DCN30_CLK_SRC_PLL1 DCN30_CLK_SRC_PLL2 DCN30_CLK_SRC_PLL3 DCN30_CLK_SRC_PLL4 DCN30_CLK_SRC_PLL5 DCN30_CLK_SRC_TOTAL allow_self_refresh_only dcn301_panel_cntl_shift dcn301_panel_cntl_mask dcn301_panel_cntl dcn301_clk_src_array_id DCN301_CLK_SRC_PLL0 DCN301_CLK_SRC_PLL1 DCN301_CLK_SRC_PLL2 DCN301_CLK_SRC_PLL3 DCN301_CLK_SRC_TOTAL dcn302_clk_src_array_id DCN302_CLK_SRC_PLL0 DCN302_CLK_SRC_PLL1 DCN302_CLK_SRC_PLL2 DCN302_CLK_SRC_PLL3 DCN302_CLK_SRC_PLL4 DCN302_CLK_SRC_TOTAL dcn303_clk_src_array_id DCN303_CLK_SRC_PLL0 DCN303_CLK_SRC_PLL1 DCN303_CLK_SRC_TOTAL dcn31_resource_pool dcn31_apg_registers APG_CONTROL APG_CONTROL2 APG_MEM_PWR APG_DBG_GEN_CONTROL dcn31_apg_shift APG_RESET APG_RESET_DONE APG_ENABLE APG_DP_AUDIO_STREAM_ID APG_DBG_AUDIO_CHANNEL_ENABLE APG_MEM_PWR_FORCE dcn31_apg_mask apg_funcs enable_apg disable_apg dcn31_apg apg_shift apg_mask dcn31_hpo_dp_stream_encoder_registers DP_STREAM_MAPPER_CONTROL0 DP_STREAM_MAPPER_CONTROL1 DP_STREAM_MAPPER_CONTROL2 DP_STREAM_MAPPER_CONTROL3 DP_STREAM_ENC_CLOCK_CONTROL DP_STREAM_ENC_INPUT_MUX_CONTROL DP_STREAM_ENC_AUDIO_CONTROL DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0 DP_SYM32_ENC_CONTROL DP_SYM32_ENC_VID_PIXEL_FORMAT DP_SYM32_ENC_VID_PIXEL_FORMAT_DOUBLE_BUFFER_CONTROL DP_SYM32_ENC_VID_MSA0 DP_SYM32_ENC_VID_MSA1 DP_SYM32_ENC_VID_MSA2 DP_SYM32_ENC_VID_MSA3 DP_SYM32_ENC_VID_MSA4 DP_SYM32_ENC_VID_MSA5 DP_SYM32_ENC_VID_MSA6 DP_SYM32_ENC_VID_MSA7 DP_SYM32_ENC_VID_MSA8 DP_SYM32_ENC_VID_MSA_CONTROL DP_SYM32_ENC_VID_MSA_DOUBLE_BUFFER_CONTROL DP_SYM32_ENC_VID_FIFO_CONTROL DP_SYM32_ENC_VID_STREAM_CONTROL DP_SYM32_ENC_VID_VBID_CONTROL DP_SYM32_ENC_SDP_CONTROL DP_SYM32_ENC_SDP_GSP_CONTROL0 DP_SYM32_ENC_SDP_GSP_CONTROL2 DP_SYM32_ENC_SDP_GSP_CONTROL3 DP_SYM32_ENC_SDP_GSP_CONTROL5 DP_SYM32_ENC_SDP_GSP_CONTROL11 DP_SYM32_ENC_SDP_METADATA_PACKET_CONTROL DP_SYM32_ENC_SDP_AUDIO_CONTROL0 DP_SYM32_ENC_VID_CRC_CONTROL DP_SYM32_ENC_HBLANK_CONTROL dcn31_hpo_dp_stream_encoder_shift DP_STREAM_LINK_TARGET DP_STREAM_ENC_CLOCK_EN DP_STREAM_ENC_INPUT_MUX_PIXEL_STREAM_SOURCE_SEL DP_STREAM_ENC_INPUT_MUX_AUDIO_STREAM_SOURCE_SEL FIFO_RESET FIFO_RESET_DONE FIFO_ENABLE DP_SYM32_ENC_RESET DP_SYM32_ENC_RESET_DONE DP_SYM32_ENC_ENABLE UNCOMPRESSED_PIXEL_ENCODING PIXEL_FORMAT_DOUBLE_BUFFER_ENABLE MSA_DOUBLE_BUFFER_ENABLE MSA_DATA_LANE_0 MSA_DATA_LANE_1 MSA_DATA_LANE_2 MSA_DATA_LANE_3 PIXEL_TO_SYMBOL_FIFO_RESET PIXEL_TO_SYMBOL_FIFO_RESET_DONE PIXEL_TO_SYMBOL_FIFO_ENABLE VID_STREAM_ENABLE VID_STREAM_STATUS VBID_6_COMPRESSEDSTREAM_FLAG_SOF_REFERENCE VBID_6_COMPRESSEDSTREAM_FLAG_LINE_NUMBER SDP_STREAM_ENABLE AUDIO_MUTE ASP_ENABLE ATP_ENABLE AIP_ENABLE ACM_ENABLE GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE GSP_PAYLOAD_SIZE GSP_TRANSMISSION_LINE_NUMBER GSP_SOF_REFERENCE METADATA_PACKET_ENABLE CRC_ENABLE CRC_CONT_MODE_ENABLE HBLANK_MINIMUM_SYMBOL_WIDTH dcn31_hpo_dp_stream_encoder_mask dcn31_hpo_dp_stream_encoder hpo_se_shift hpo_se_mask dcn31_hpo_dp_link_encoder_registers DP_LINK_ENC_CLOCK_CONTROL DP_DPHY_SYM32_CONTROL DP_DPHY_SYM32_STATUS DP_DPHY_SYM32_TP_CONFIG DP_DPHY_SYM32_TP_PRBS_SEED0 DP_DPHY_SYM32_TP_PRBS_SEED1 DP_DPHY_SYM32_TP_PRBS_SEED2 DP_DPHY_SYM32_TP_PRBS_SEED3 DP_DPHY_SYM32_TP_SQ_PULSE DP_DPHY_SYM32_TP_CUSTOM0 DP_DPHY_SYM32_TP_CUSTOM1 DP_DPHY_SYM32_TP_CUSTOM2 DP_DPHY_SYM32_TP_CUSTOM3 DP_DPHY_SYM32_TP_CUSTOM4 DP_DPHY_SYM32_TP_CUSTOM5 DP_DPHY_SYM32_TP_CUSTOM6 DP_DPHY_SYM32_TP_CUSTOM7 DP_DPHY_SYM32_TP_CUSTOM8 DP_DPHY_SYM32_TP_CUSTOM9 DP_DPHY_SYM32_TP_CUSTOM10 DP_DPHY_SYM32_SAT_VC0 DP_DPHY_SYM32_SAT_VC1 DP_DPHY_SYM32_SAT_VC2 DP_DPHY_SYM32_SAT_VC3 DP_DPHY_SYM32_VC_RATE_CNTL0 DP_DPHY_SYM32_VC_RATE_CNTL1 DP_DPHY_SYM32_VC_RATE_CNTL2 DP_DPHY_SYM32_VC_RATE_CNTL3 DP_DPHY_SYM32_SAT_UPDATE dcn31_hpo_dp_link_encoder_shift DP_LINK_ENC_CLOCK_EN DPHY_RESET DPHY_ENABLE PRECODER_ENABLE NUM_LANES MODE SAT_UPDATE_PENDING RATE_UPDATE_PENDING TP_CUSTOM TP_SELECT0 TP_SELECT1 TP_SELECT2 TP_SELECT3 TP_PRBS_SEL0 TP_PRBS_SEL1 TP_PRBS_SEL2 TP_PRBS_SEL3 TP_SQ_PULSE_WIDTH SAT_STREAM_SOURCE SAT_SLOT_COUNT STREAM_VC_RATE_X STREAM_VC_RATE_Y SAT_UPDATE dcn31_hpo_dp_link_encoder_mask dcn31_hpo_dp_link_encoder hpo_le_shift hpo_le_mask dcn31_vpg_registers VPG_MEM_PWR dcn31_vpg_shift VPG_GSP_MEM_LIGHT_SLEEP_DIS VPG_GSP_LIGHT_SLEEP_FORCE VPG_GSP_MEM_PWR_STATE dcn31_vpg_mask dcn31_vpg dcn31_afmt_registers dcn31_afmt_shift AFMT_MEM_PWR_DIS AFMT_MEM_PWR_STATE dcn31_afmt_mask dcn31_afmt dcn31_panel_cntl dcn31_clk_src_array_id DCN31_CLK_SRC_PLL0 DCN31_CLK_SRC_PLL1 DCN31_CLK_SRC_PLL2 DCN31_CLK_SRC_PLL3 DCN31_CLK_SRC_PLL4 dcn314_resource_pool dpia_index dcn315_resource_pool dcn316_resource_pool dcn32_resource_pool dcn32_clk_src_array_id DCN32_CLK_SRC_PLL0 DCN32_CLK_SRC_PLL1 DCN32_CLK_SRC_PLL2 DCN32_CLK_SRC_PLL3 DCN32_CLK_SRC_PLL4 DCN32_CLK_SRC_TOTAL head_pipe cur_res_ctx new_res_ctx new_opp_head total_size_in_mall_bytes pipe_segments ignore_cursor_buf dcn321_resource_pool dcn321_clk_src_array_id DCN321_CLK_SRC_PLL0 DCN321_CLK_SRC_PLL1 DCN321_CLK_SRC_PLL2 DCN321_CLK_SRC_PLL3 DCN321_CLK_SRC_PLL4 DCN321_CLK_SRC_TOTAL dcn35_resource_pool dcn35_hubp2_shift dcn35_hubp2_mask DPP_FGCG_REP_DIS dcn35_dpp_shift dcn35_dpp_mask dcn35_opp_registers OPP_TOP_CLK_CONTROL OPP_FGCG_REP_DIS dcn35_opp_shift dcn35_opp_mask pg_cntl_shift IPS2 IPS1 IPS0 IPS0_All pg_cntl_mask pg_cntl_registers LONO_STATE DWB_FGCG_REP_DIS dcn35_dwbc_mask dcn35_dwbc_shift dcn35_mmhubbub_registers MMHUBBUB_CLOCK_CNTL MMHUBBUB_TEST_CLK_SEL DISPCLK_R_MMHUBBUB_GATE_DIS DISPCLK_G_WBIF0_GATE_DIS SOCCLK_G_WBIF0_GATE_DIS MMHUBBUB_FGCG_REP_DIS dcn35_mmhubbub_mask dcn35_mmhubbub_shift dcn35_clk_src_array_id DCN35_CLK_SRC_PLL0 DCN35_CLK_SRC_PLL1 DCN35_CLK_SRC_PLL2 DCN35_CLK_SRC_PLL3 DCN35_CLK_SRC_PLL4 DCN35_CLK_SRC_TOTAL dcn351_resource_pool dcn351_clk_src_array_id DCN351_CLK_SRC_PLL0 DCN351_CLK_SRC_PLL1 DCN351_CLK_SRC_PLL2 DCN351_CLK_SRC_PLL3 DCN351_CLK_SRC_PLL4 DCN351_CLK_SRC_TOTAL dcn36_resource_pool dcn36_clk_src_array_id DCN36_CLK_SRC_PLL0 DCN36_CLK_SRC_PLL1 DCN36_CLK_SRC_PLL2 DCN36_CLK_SRC_PLL3 DCN36_CLK_SRC_PLL4 DCN36_CLK_SRC_TOTAL dcn401_resource_pool dcn401_mpc_shift MPCC_MCM_FIRST_GAMUT_REMAP_COEF_FORMAT MPCC_MCM_FIRST_GAMUT_REMAP_MODE MPCC_MCM_FIRST_GAMUT_REMAP_MODE_CURRENT MPCC_MCM_FIRST_GAMUT_REMAP_C11_A MPCC_MCM_FIRST_GAMUT_REMAP_C12_A MPCC_MCM_FIRST_GAMUT_REMAP_C13_A MPCC_MCM_FIRST_GAMUT_REMAP_C14_A MPCC_MCM_FIRST_GAMUT_REMAP_C21_A MPCC_MCM_FIRST_GAMUT_REMAP_C22_A MPCC_MCM_FIRST_GAMUT_REMAP_C23_A MPCC_MCM_FIRST_GAMUT_REMAP_C24_A MPCC_MCM_FIRST_GAMUT_REMAP_C31_A MPCC_MCM_FIRST_GAMUT_REMAP_C32_A MPCC_MCM_FIRST_GAMUT_REMAP_C33_A MPCC_MCM_FIRST_GAMUT_REMAP_C34_A MPCC_MCM_SECOND_GAMUT_REMAP_COEF_FORMAT MPCC_MCM_SECOND_GAMUT_REMAP_MODE MPCC_MCM_SECOND_GAMUT_REMAP_MODE_CURRENT MPCC_MCM_SECOND_GAMUT_REMAP_C11_A MPCC_MCM_SECOND_GAMUT_REMAP_C12_A MPCC_MCM_SECOND_GAMUT_REMAP_C13_A MPCC_MCM_SECOND_GAMUT_REMAP_C14_A MPCC_MCM_SECOND_GAMUT_REMAP_C21_A MPCC_MCM_SECOND_GAMUT_REMAP_C22_A MPCC_MCM_SECOND_GAMUT_REMAP_C23_A MPCC_MCM_SECOND_GAMUT_REMAP_C24_A MPCC_MCM_SECOND_GAMUT_REMAP_C31_A MPCC_MCM_SECOND_GAMUT_REMAP_C32_A MPCC_MCM_SECOND_GAMUT_REMAP_C33_A MPCC_MCM_SECOND_GAMUT_REMAP_C34_A MPCC_MCM_3DLUT_FL_SEL MPCC_MCM_3DLUT_FL_DONE MPCC_MCM_3DLUT_FL_SOFT_UNDERFLOW MPCC_MCM_3DLUT_FL_HARD_UNDERFLOW dcn401_mpc_mask dcn401_mpc_registers MPC_MCM_FIRST_GAMUT_REMAP_C11_C12_A MPC_MCM_FIRST_GAMUT_REMAP_C13_C14_A MPC_MCM_FIRST_GAMUT_REMAP_C21_C22_A MPC_MCM_FIRST_GAMUT_REMAP_C23_C24_A MPC_MCM_FIRST_GAMUT_REMAP_C31_C32_A MPC_MCM_FIRST_GAMUT_REMAP_C33_C34_A MPC_MCM_FIRST_GAMUT_REMAP_C11_C12_B MPC_MCM_FIRST_GAMUT_REMAP_C13_C14_B MPC_MCM_FIRST_GAMUT_REMAP_C21_C22_B MPC_MCM_FIRST_GAMUT_REMAP_C23_C24_B MPC_MCM_FIRST_GAMUT_REMAP_C31_C32_B MPC_MCM_FIRST_GAMUT_REMAP_C33_C34_B MPC_MCM_SECOND_GAMUT_REMAP_C11_C12_A MPC_MCM_SECOND_GAMUT_REMAP_C13_C14_A MPC_MCM_SECOND_GAMUT_REMAP_C21_C22_A MPC_MCM_SECOND_GAMUT_REMAP_C23_C24_A MPC_MCM_SECOND_GAMUT_REMAP_C31_C32_A MPC_MCM_SECOND_GAMUT_REMAP_C33_C34_A MPC_MCM_SECOND_GAMUT_REMAP_C11_C12_B MPC_MCM_SECOND_GAMUT_REMAP_C13_C14_B MPC_MCM_SECOND_GAMUT_REMAP_C21_C22_B MPC_MCM_SECOND_GAMUT_REMAP_C23_C24_B MPC_MCM_SECOND_GAMUT_REMAP_C31_C32_B MPC_MCM_SECOND_GAMUT_REMAP_C33_C34_B MPCC_MCM_3DLUT_FAST_LOAD_SELECT MPCC_MCM_3DLUT_FAST_LOAD_STATUS dcn401_mpc dcn401_dpp_registers CURSOR0_FP_SCALE_BIAS_G_Y CURSOR0_FP_SCALE_BIAS_RB_CRCB CUR0_MATRIX_MODE CUR0_MATRIX_C11_C12_A CUR0_MATRIX_C13_C14_A CUR0_MATRIX_C21_C22_A CUR0_MATRIX_C23_C24_A CUR0_MATRIX_C31_C32_A CUR0_MATRIX_C33_C34_A CUR0_MATRIX_C11_C12_B CUR0_MATRIX_C13_C14_B CUR0_MATRIX_C21_C22_B CUR0_MATRIX_C23_C24_B CUR0_MATRIX_C31_C32_B CUR0_MATRIX_C33_C34_B DSCL_SC_MODE DSCL_EASF_H_MODE DSCL_EASF_H_BF_CNTL DSCL_EASF_H_RINGEST_EVENTAP_REDUCE DSCL_EASF_H_RINGEST_EVENTAP_GAIN DSCL_EASF_H_BF_FINAL_MAX_MIN DSCL_EASF_H_BF1_PWL_SEG0 DSCL_EASF_H_BF1_PWL_SEG1 DSCL_EASF_H_BF1_PWL_SEG2 DSCL_EASF_H_BF1_PWL_SEG3 DSCL_EASF_H_BF1_PWL_SEG4 DSCL_EASF_H_BF1_PWL_SEG5 DSCL_EASF_H_BF1_PWL_SEG6 DSCL_EASF_H_BF1_PWL_SEG7 DSCL_EASF_H_BF3_PWL_SEG0 DSCL_EASF_H_BF3_PWL_SEG1 DSCL_EASF_H_BF3_PWL_SEG2 DSCL_EASF_H_BF3_PWL_SEG3 DSCL_EASF_H_BF3_PWL_SEG4 DSCL_EASF_H_BF3_PWL_SEG5 DSCL_EASF_V_MODE DSCL_EASF_V_BF_CNTL DSCL_EASF_V_RINGEST_3TAP_CNTL1 DSCL_EASF_V_RINGEST_3TAP_CNTL2 DSCL_EASF_V_RINGEST_3TAP_CNTL3 DSCL_EASF_V_RINGEST_EVENTAP_REDUCE DSCL_EASF_V_RINGEST_EVENTAP_GAIN DSCL_EASF_V_BF_FINAL_MAX_MIN DSCL_EASF_V_BF1_PWL_SEG0 DSCL_EASF_V_BF1_PWL_SEG1 DSCL_EASF_V_BF1_PWL_SEG2 DSCL_EASF_V_BF1_PWL_SEG3 DSCL_EASF_V_BF1_PWL_SEG4 DSCL_EASF_V_BF1_PWL_SEG5 DSCL_EASF_V_BF1_PWL_SEG6 DSCL_EASF_V_BF1_PWL_SEG7 DSCL_EASF_V_BF3_PWL_SEG0 DSCL_EASF_V_BF3_PWL_SEG1 DSCL_EASF_V_BF3_PWL_SEG2 DSCL_EASF_V_BF3_PWL_SEG3 DSCL_EASF_V_BF3_PWL_SEG4 DSCL_EASF_V_BF3_PWL_SEG5 DSCL_SC_MATRIX_C0C1 DSCL_SC_MATRIX_C2C3 ISHARP_MODE ISHARP_NOISEDET_THRESHOLD ISHARP_NOISE_GAIN_PWL ISHARP_LBA_PWL_SEG0 ISHARP_LBA_PWL_SEG1 ISHARP_LBA_PWL_SEG2 ISHARP_LBA_PWL_SEG3 ISHARP_LBA_PWL_SEG4 ISHARP_LBA_PWL_SEG5 ISHARP_DELTA_CTRL ISHARP_DELTA_DATA ISHARP_DELTA_INDEX ISHARP_NLDELTA_SOFT_CLIP dcn401_dpp_shift CUR0_FP_BIAS_G_Y CUR0_FP_SCALE_G_Y CUR0_FP_BIAS_RB_CRCB CUR0_FP_SCALE_RB_CRCB CUR0_MATRIX_MODE_CURRENT CUR0_MATRIX_COEF_FORMAT CUR0_MATRIX_C11_A CUR0_MATRIX_C12_A CUR0_MATRIX_C13_A CUR0_MATRIX_C14_A CUR0_MATRIX_C21_A CUR0_MATRIX_C22_A CUR0_MATRIX_C23_A CUR0_MATRIX_C24_A CUR0_MATRIX_C31_A CUR0_MATRIX_C32_A CUR0_MATRIX_C33_A CUR0_MATRIX_C34_A LUMA_KEYER_EN SCL_SC_MATRIX_MODE SCL_SC_LTONL_EN SCL_EASF_H_EN SCL_EASF_H_RINGEST_FORCE_EN SCL_EASF_H_2TAP_SHARP_FACTOR SCL_EASF_H_BF1_EN SCL_EASF_H_BF2_MODE SCL_EASF_H_BF3_MODE SCL_EASF_H_BF2_FLAT1_GAIN SCL_EASF_H_BF2_FLAT2_GAIN SCL_EASF_H_BF2_ROC_GAIN SCL_EASF_H_RINGEST_EVENTAP_REDUCEG1 SCL_EASF_H_RINGEST_EVENTAP_REDUCEG2 SCL_EASF_H_RINGEST_EVENTAP_GAIN1 SCL_EASF_H_RINGEST_EVENTAP_GAIN2 SCL_EASF_H_BF_MAXA SCL_EASF_H_BF_MAXB SCL_EASF_H_BF_MINA SCL_EASF_H_BF_MINB SCL_EASF_H_BF1_PWL_IN_SEG0 SCL_EASF_H_BF1_PWL_BASE_SEG0 SCL_EASF_H_BF1_PWL_SLOPE_SEG0 SCL_EASF_H_BF1_PWL_IN_SEG1 SCL_EASF_H_BF1_PWL_BASE_SEG1 SCL_EASF_H_BF1_PWL_SLOPE_SEG1 SCL_EASF_H_BF1_PWL_IN_SEG2 SCL_EASF_H_BF1_PWL_BASE_SEG2 SCL_EASF_H_BF1_PWL_SLOPE_SEG2 SCL_EASF_H_BF1_PWL_IN_SEG3 SCL_EASF_H_BF1_PWL_BASE_SEG3 SCL_EASF_H_BF1_PWL_SLOPE_SEG3 SCL_EASF_H_BF1_PWL_IN_SEG4 SCL_EASF_H_BF1_PWL_BASE_SEG4 SCL_EASF_H_BF1_PWL_SLOPE_SEG4 SCL_EASF_H_BF1_PWL_IN_SEG5 SCL_EASF_H_BF1_PWL_BASE_SEG5 SCL_EASF_H_BF1_PWL_SLOPE_SEG5 SCL_EASF_H_BF1_PWL_IN_SEG6 SCL_EASF_H_BF1_PWL_BASE_SEG6 SCL_EASF_H_BF1_PWL_SLOPE_SEG6 SCL_EASF_H_BF1_PWL_IN_SEG7 SCL_EASF_H_BF1_PWL_BASE_SEG7 SCL_EASF_H_BF3_PWL_IN_SEG0 SCL_EASF_H_BF3_PWL_BASE_SEG0 SCL_EASF_H_BF3_PWL_SLOPE_SEG0 SCL_EASF_H_BF3_PWL_IN_SEG1 SCL_EASF_H_BF3_PWL_BASE_SEG1 SCL_EASF_H_BF3_PWL_SLOPE_SEG1 SCL_EASF_H_BF3_PWL_IN_SEG2 SCL_EASF_H_BF3_PWL_BASE_SEG2 SCL_EASF_H_BF3_PWL_SLOPE_SEG2 SCL_EASF_H_BF3_PWL_IN_SEG3 SCL_EASF_H_BF3_PWL_BASE_SEG3 SCL_EASF_H_BF3_PWL_SLOPE_SEG3 SCL_EASF_H_BF3_PWL_IN_SEG4 SCL_EASF_H_BF3_PWL_BASE_SEG4 SCL_EASF_H_BF3_PWL_SLOPE_SEG4 SCL_EASF_H_BF3_PWL_IN_SEG5 SCL_EASF_H_BF3_PWL_BASE_SEG5 SCL_EASF_V_EN SCL_EASF_V_RINGEST_FORCE_EN SCL_EASF_V_2TAP_SHARP_FACTOR SCL_EASF_V_BF1_EN SCL_EASF_V_BF2_MODE SCL_EASF_V_BF3_MODE SCL_EASF_V_BF2_FLAT1_GAIN SCL_EASF_V_BF2_FLAT2_GAIN SCL_EASF_V_BF2_ROC_GAIN SCL_EASF_V_RINGEST_3TAP_DNTILT_UPTILT SCL_EASF_V_RINGEST_3TAP_UPTILT_MAXVAL SCL_EASF_V_RINGEST_3TAP_DNTILT_SLOPE SCL_EASF_V_RINGEST_3TAP_UPTILT1_SLOPE SCL_EASF_V_RINGEST_3TAP_UPTILT2_SLOPE SCL_EASF_V_RINGEST_3TAP_UPTILT2_OFFSET SCL_EASF_V_RINGEST_EVENTAP_REDUCEG1 SCL_EASF_V_RINGEST_EVENTAP_REDUCEG2 SCL_EASF_V_RINGEST_EVENTAP_GAIN1 SCL_EASF_V_RINGEST_EVENTAP_GAIN2 SCL_EASF_V_BF_MAXA SCL_EASF_V_BF_MAXB SCL_EASF_V_BF_MINA SCL_EASF_V_BF_MINB SCL_EASF_V_BF1_PWL_IN_SEG0 SCL_EASF_V_BF1_PWL_BASE_SEG0 SCL_EASF_V_BF1_PWL_SLOPE_SEG0 SCL_EASF_V_BF1_PWL_IN_SEG1 SCL_EASF_V_BF1_PWL_BASE_SEG1 SCL_EASF_V_BF1_PWL_SLOPE_SEG1 SCL_EASF_V_BF1_PWL_IN_SEG2 SCL_EASF_V_BF1_PWL_BASE_SEG2 SCL_EASF_V_BF1_PWL_SLOPE_SEG2 SCL_EASF_V_BF1_PWL_IN_SEG3 SCL_EASF_V_BF1_PWL_BASE_SEG3 SCL_EASF_V_BF1_PWL_SLOPE_SEG3 SCL_EASF_V_BF1_PWL_IN_SEG4 SCL_EASF_V_BF1_PWL_BASE_SEG4 SCL_EASF_V_BF1_PWL_SLOPE_SEG4 SCL_EASF_V_BF1_PWL_IN_SEG5 SCL_EASF_V_BF1_PWL_BASE_SEG5 SCL_EASF_V_BF1_PWL_SLOPE_SEG5 SCL_EASF_V_BF1_PWL_IN_SEG6 SCL_EASF_V_BF1_PWL_BASE_SEG6 SCL_EASF_V_BF1_PWL_SLOPE_SEG6 SCL_EASF_V_BF1_PWL_IN_SEG7 SCL_EASF_V_BF1_PWL_BASE_SEG7 SCL_EASF_V_BF3_PWL_IN_SEG0 SCL_EASF_V_BF3_PWL_BASE_SEG0 SCL_EASF_V_BF3_PWL_SLOPE_SEG0 SCL_EASF_V_BF3_PWL_IN_SEG1 SCL_EASF_V_BF3_PWL_BASE_SEG1 SCL_EASF_V_BF3_PWL_SLOPE_SEG1 SCL_EASF_V_BF3_PWL_IN_SEG2 SCL_EASF_V_BF3_PWL_BASE_SEG2 SCL_EASF_V_BF3_PWL_SLOPE_SEG2 SCL_EASF_V_BF3_PWL_IN_SEG3 SCL_EASF_V_BF3_PWL_BASE_SEG3 SCL_EASF_V_BF3_PWL_SLOPE_SEG3 SCL_EASF_V_BF3_PWL_IN_SEG4 SCL_EASF_V_BF3_PWL_BASE_SEG4 SCL_EASF_V_BF3_PWL_SLOPE_SEG4 SCL_EASF_V_BF3_PWL_IN_SEG5 SCL_EASF_V_BF3_PWL_BASE_SEG5 SCL_SC_MATRIX_C0 SCL_SC_MATRIX_C1 SCL_SC_MATRIX_C2 SCL_SC_MATRIX_C3 ISHARP_EN ISHARP_NOISEDET_EN ISHARP_NOISEDET_MODE ISHARP_NOISEDET_UTHRE ISHARP_NOISEDET_DTHRE ISHARP_NOISEDET_PWL_START_IN ISHARP_NOISEDET_PWL_END_IN ISHARP_NOISEDET_PWL_SLOPE ISHARP_LBA_MODE ISHARP_LBA_PWL_IN_SEG0 ISHARP_LBA_PWL_BASE_SEG0 ISHARP_LBA_PWL_SLOPE_SEG0 ISHARP_LBA_PWL_IN_SEG1 ISHARP_LBA_PWL_BASE_SEG1 ISHARP_LBA_PWL_SLOPE_SEG1 ISHARP_LBA_PWL_IN_SEG2 ISHARP_LBA_PWL_BASE_SEG2 ISHARP_LBA_PWL_SLOPE_SEG2 ISHARP_LBA_PWL_IN_SEG3 ISHARP_LBA_PWL_BASE_SEG3 ISHARP_LBA_PWL_SLOPE_SEG3 ISHARP_LBA_PWL_IN_SEG4 ISHARP_LBA_PWL_BASE_SEG4 ISHARP_LBA_PWL_SLOPE_SEG4 ISHARP_LBA_PWL_IN_SEG5 ISHARP_LBA_PWL_BASE_SEG5 ISHARP_FMT_MODE ISHARP_FMT_NORM ISHARP_DELTA_LUT_SELECT ISHARP_DELTA_LUT_SELECT_CURRENT ISHARP_DELTA_LUT_HOST_SELECT ISHARP_NLDELTA_SCLIP_EN_P ISHARP_NLDELTA_SCLIP_PIVOT_P ISHARP_NLDELTA_SCLIP_SLOPE_P ISHARP_NLDELTA_SCLIP_EN_N ISHARP_NLDELTA_SCLIP_PIVOT_N ISHARP_NLDELTA_SCLIP_SLOPE_N dcn401_dpp_mask dcn401_dpp dcn401_clk_src_array_id DCN401_CLK_SRC_PLL0 DCN401_CLK_SRC_PLL1 DCN401_CLK_SRC_PLL2 DCN401_CLK_SRC_PLL3 DCN401_CLK_SRC_TOTAL test_pattern_dyn_range TEST_PATTERN_DYN_RANGE_VESA TEST_PATTERN_DYN_RANGE_CEA test_pattern_mode TEST_PATTERN_MODE_COLORSQUARES_RGB TEST_PATTERN_MODE_COLORSQUARES_YCBCR601 TEST_PATTERN_MODE_COLORSQUARES_YCBCR709 TEST_PATTERN_MODE_VERTICALBARS TEST_PATTERN_MODE_HORIZONTALBARS TEST_PATTERN_MODE_SINGLERAMP_RGB TEST_PATTERN_MODE_DUALRAMP_RGB TEST_PATTERN_MODE_XR_BIAS_RGB test_pattern_color_format TEST_PATTERN_COLOR_FORMAT_BPC_6 TEST_PATTERN_COLOR_FORMAT_BPC_8 TEST_PATTERN_COLOR_FORMAT_BPC_10 TEST_PATTERN_COLOR_FORMAT_BPC_12 h_timing_div_mode H_TIMING_NO_DIV H_TIMING_DIV_BY2 H_TIMING_RESERVED H_TIMING_DIV_BY4 optc1 r_cr g_y b_cb otg_active_width otg_active_height hw_crtc_timing h_position v_position event_triggers early_cntl source_tg_inst crtc_tp enable_blanking program_fp2 use_vbios optc_master optc_slave master_pixel_clock_100Hz slave_pixel_clock_100Hz master_clock_divider slave_clock_divider num_of_src_opp src_opp_id_0 src_opp_id_1 segment_width last_segment_width dsc_bytes_per_pixel group_idx gsl_ready_signal window_end blank_color manual_mode odm_combine_segments dcn10_input_csc_select INPUT_CSC_SELECT_BYPASS INPUT_CSC_SELECT_ICSC INPUT_CSC_SELECT_COMA pixel_format_description PIXEL_FORMAT_FIXED PIXEL_FORMAT_FIXED16 PIXEL_FORMAT_FLOAT dpp_base dppclk_div input_color_space alpha_2bit_lut dcn10_coef_filter_type_sel SCL_COEF_LUMA_VERT_FILTER SCL_COEF_LUMA_HORZ_FILTER SCL_COEF_CHROMA_VERT_FILTER SCL_COEF_CHROMA_HORZ_FILTER SCL_COEF_ALPHA_VERT_FILTER SCL_COEF_ALPHA_HORZ_FILTER dscl_autocal_mode AUTOCAL_MODE_OFF AUTOCAL_MODE_AUTOSCALE AUTOCAL_MODE_AUTOCENTER AUTOCAL_MODE_AUTOREPLICATE dscl_mode_sel DSCL_MODE_SCALING_444_BYPASS DSCL_MODE_SCALING_444_RGB_ENABLE DSCL_MODE_SCALING_444_YCBCR_ENABLE DSCL_MODE_SCALING_420_YCBCR_ENABLE DSCL_MODE_SCALING_420_LUMA_BYPASS DSCL_MODE_SCALING_420_CHROMA_BYPASS DSCL_MODE_DSCL_BYPASS ceil_vratio num_partitions lb_config num_part_y num_part_c chroma_coef_mode mem_size_config gamut_remap_select GAMUT_REMAP_BYPASS GAMUT_REMAP_COEFF GAMUT_REMAP_COMA_COEFF GAMUT_REMAP_COMB_COEFF xfer_func_shift exp_region0_lut_offset exp_region0_num_segments exp_region1_lut_offset exp_region1_num_segments field_region_end field_region_end_slope field_region_end_base exp_region_start exp_resion_start_segment field_region_linear_slope xfer_func_mask xfer_func_reg start_cntl_b start_cntl_g start_cntl_r start_slope_cntl_b start_slope_cntl_g start_slope_cntl_r start_end_cntl1_b start_end_cntl2_b start_end_cntl1_g start_end_cntl2_g start_end_cntl1_r start_end_cntl2_r region_start region_end cm_color_matrix_shift csc_c11 csc_c12 cm_color_matrix_mask color_matrices_reg csc_c11_c12 csc_c33_c34 is_ram_a use_ram_a input_select dcn20_input_csc_select DCN2_ICSC_SELECT_BYPASS DCN2_ICSC_SELECT_ICSC_A DCN2_ICSC_SELECT_ICSC_B color_keyer dc_lut_mode LUT_BYPASS LUT_RAM_A LUT_RAM_B dcn20_gamut_remap_select DCN2_GAMUT_REMAP_BYPASS DCN2_GAMUT_REMAP_COEF_A DCN2_GAMUT_REMAP_COEF_B ram_selection_mask is_color_channel_12bits is_lut_size17x17x17 DCN3_xfer_func_shift field_region_start_base DCN3_xfer_func_mask dcn3_xfer_func_reg offset_b offset_g offset_r start_base_cntl_b start_base_cntl_g start_base_cntl_r bias_params additive_blending cursor_matrix_mode CUR_MATRIX_BYPASS CUR_MATRIX_SET_A CUR_MATRIX_SET_B dcn401_coef_filter_type_sel SCL_COEF_VERTICAL_BLUR_SCALE SCL_COEF_HORIZONTAL_BLUR_SCALE program_isharp_1dlut bs_coeffs_updated force_coeffs_update dcc_control__256_256_xxx dcc_control__128_128_xxx dcc_control__256_64_64 dcc_control__256_128_128 dcc_control__256_256 dcc_control__256_128 dcc_control__256_64 hubbub_regs hubbub_shift hubbub_mask bytes_per_element segment_order_horz segment_order_vert dcn_vmid_page_table_config hubbub_state dccg_ref_freq_inKhz dchub_ref_freq_inKhz hubbub3 hubbub31 det_size_kb pixel_chunk_size_kb config_return_buffer_size_kb safe_to_increase hubbub2 mall_in_use memory_channel_count words_per_channel compbuf_size_seg det_buffer_size_seg p0_height p0_width p0_bpe p1_height p1_width p1_bpe p0_req128_horz_wc p0_req128_vert_wc p1_req128_horz_wc p1_req128_vert_wc plane0_bpe plane1_bpe plane_pitch dcn_dccg xtalin_freq_inKhz req_dppclk force_enable hpo_le_inst phyd32clk hpo_se_inst disable_clock_gating link_enc_inst dp_dto_int CURSOR_PITCH_64_PIXELS CURSOR_PITCH_128_PIXELS CURSOR_PITCH_256_PIXELS cursor_lines_per_chunk CURSOR_LINE_PER_CHUNK_1 CURSOR_LINE_PER_CHUNK_2 CURSOR_LINE_PER_CHUNK_4 CURSOR_LINE_PER_CHUNK_8 CURSOR_LINE_PER_CHUNK_16 apt pipe_dest compat_level disable_hubp tripleBuffer_enable DC_TRIPLEBUFFER_DISABLE DC_TRIPLEBUFFER_ENABLE hubp2 dml_rq_regs dml_dlg_attr dml_ttu_attr dmdata_sw_size hubp201 surface_flip_registers hubp21 flip_regs min_dst_y_next_start_optimized mall_sel c_cursor pstate_disallow pipe_regs pipe_global_sync bit_slice_y_g bit_slice_cb_b bit_slice_cr_r protection_enabled addr_mode refcyc_per_3dlut_group enc1 enc20 dc_infoframe_type DC_HDMI_INFOFRAME_TYPE_VENDOR DC_HDMI_INFOFRAME_TYPE_AVI DC_HDMI_INFOFRAME_TYPE_SPD DC_HDMI_INFOFRAME_TYPE_AUDIO DC_DP_INFOFRAME_TYPE_PPS dc_info_packet_128 enable_dme hubp_requestor_id dmub_cmd_dpia_type DMUB_CMD__DPIA_DIG1_DPIA_CONTROL DMUB_CMD__DPIA_SET_CONFIG_ACCESS DMUB_CMD__DPIA_MST_ALLOC_SLOTS DMUB_CMD__DPIA_SET_TPS_NOTIFICATION DMUB_CMD__DPIA_SET_CONFIG_REQUEST hpo_inst pix_per_container two_pixel_per_cyle dwbc30 is_new_content cm_gamut_remap_select CM_GAMUT_REMAP_MODE_BYPASS CM_GAMUT_REMAP_MODE_RAMA_COEFF CM_GAMUT_REMAP_MODE_RAMB_COEFF CM_GAMUT_REMAP_MODE_RESERVED coef_format in_transfer_func_dwb_ogam dp2_pixel_encoding DP_SYM32_ENC_PIXEL_ENCODING_RGB_YCBCR444 DP_SYM32_ENC_PIXEL_ENCODING_YCBCR422 DP_SYM32_ENC_PIXEL_ENCODING_YCBCR420 DP_SYM32_ENC_PIXEL_ENCODING_Y_ONLY dp2_uncompressed_component_depth DP_SYM32_ENC_COMPONENT_DEPTH_6BPC DP_SYM32_ENC_COMPONENT_DEPTH_8BPC DP_SYM32_ENC_COMPONENT_DEPTH_10BPC DP_SYM32_ENC_COMPONENT_DEPTH_12BPC enc3 double_buffer_en stream_source dp2_link_mode DP2_LINK_TRAINING_TPS1 DP2_LINK_TRAINING_TPS2 DP2_LINK_ACTIVE DP2_TEST_PATTERN dp2_phy_tp_select DP_DPHY_TP_SELECT_TPS1 DP_DPHY_TP_SELECT_TPS2 DP_DPHY_TP_SELECT_PRBS DP_DPHY_TP_SELECT_CUSTOM DP_DPHY_TP_SELECT_SQUARE dp2_phy_tp_prbs DP_DPHY_TP_PRBS7 DP_DPHY_TP_PRBS9 DP_DPHY_TP_PRBS11 DP_DPHY_TP_PRBS15 DP_DPHY_TP_PRBS23 DP_DPHY_TP_PRBS31 DP_SAT_UPDATE_MAX_RETRY enc31 hpo_le_regs stream_encoder_inst stream_allocation mcif_wb20 mcif_params dump_info luma_buffer chroma_buffer dest_luma_buffer dest_chroma_buffer mcif_wb30 mpcc_blend_mode MPCC_BLEND_MODE_BYPASS MPCC_BLEND_MODE_TOP_LAYER_PASSTHROUGH MPCC_BLEND_MODE_TOP_LAYER_ONLY MPCC_BLEND_MODE_TOP_BOT_BLENDING mpc10 mpcc_to_remove insert_above_mpcc mpc20 denorm_clamp mpc30 rmu_idx rate_2x_mode dwb_id mpcc_gamut_remap_mode_select MPCC_GAMUT_REMAP_MODE_SELECT_0 MPCC_GAMUT_REMAP_MODE_SELECT_1 MPCC_GAMUT_REMAP_MODE_SELECT_2 mpc401 gamut_remap_block_id is_17x17x17 xable soft_underflow hard_underflow hubp_idx oppn10 oppn20 is_primary dcn_pg_cntl optc_inst hubp_dpp_inst ippn10 invarOnly lut_params fixpoint dwb_outside_pix_strategy DWB_OUTSIDE_PIX_STRATEGY_BLACK DWB_OUTSIDE_PIX_STRATEGY_EDGE dwbc20 warmup_params wbscl_coef_filter_type_sel WBSCL_COEF_LUMA_VERT_FILTER WBSCL_COEF_CHROMA_VERT_FILTER WBSCL_COEF_LUMA_HORZ_FILTER WBSCL_COEF_CHROMA_HORZ_FILTER num_taps enc21 mpc201 oppn201 vpg3 vpg_regs afmt3 afmt_regs dmub_cmd_panel_cntl_type DMUB_CMD__PANEL_CNTL_HW_INIT DMUB_CMD__PANEL_CNTL_QUERY_BACKLIGHT_INFO DMUB_CMD__PANEL_DEBUG_PWM_FREQ apg31 apg_regs afmt31 vpg31 dml_uint_t dml_float_t dml_bool_t dml2_tdlut_addressing_mode dml2_tdlut_sw_linear dml2_tdlut_simple_linear dml2_tdlut_width_mode dml2_tdlut_width_17_cube dml2_tdlut_width_33_cube dml_prefetch_modes dml_prefetch_support_uclk_fclk_and_stutter_if_possible dml_prefetch_support_uclk_fclk_and_stutter dml_prefetch_support_fclk_and_stutter dml_prefetch_support_stutter dml_prefetch_support_none dml_use_mall_for_pstate_change_mode dml_use_mall_pstate_change_disable dml_use_mall_pstate_change_full_frame dml_use_mall_pstate_change_sub_viewport dml_use_mall_pstate_change_phantom_pipe dml_use_mall_pstate_change_phantom_pipe_no_data_return dml_use_mall_pstate_change_imall dml_use_mall_for_static_screen_mode dml_use_mall_static_screen_disable dml_use_mall_static_screen_enable dml_use_mall_static_screen_optimize dml_output_encoder_class dml_dp dml_edp dml_dp2p0 dml_hdmi dml_hdmifrl dml_none dml_output_link_dp_rate dml_dp_rate_na dml_dp_rate_hbr dml_dp_rate_hbr2 dml_dp_rate_hbr3 dml_dp_rate_uhbr10 dml_dp_rate_uhbr13p5 dml_dp_rate_uhbr20 dml_output_type_and_rate__type dml_output_type_unknown dml_output_type_dp dml_output_type_edp dml_output_type_dp2p0 dml_output_type_hdmi dml_output_type_hdmifrl dml_output_type_and_rate__rate dml_output_rate_unknown dml_output_rate_dp_rate_hbr dml_output_rate_dp_rate_hbr2 dml_output_rate_dp_rate_hbr3 dml_output_rate_dp_rate_uhbr10 dml_output_rate_dp_rate_uhbr13p5 dml_output_rate_dp_rate_uhbr20 dml_output_rate_hdmi_rate_3x3 dml_output_rate_hdmi_rate_6x3 dml_output_rate_hdmi_rate_6x4 dml_output_rate_hdmi_rate_8x4 dml_output_rate_hdmi_rate_10x4 dml_output_rate_hdmi_rate_12x4 dml_output_format_class dml_444 dml_s422 dml_n422 dml_420 dml_source_format_class dml_444_8 dml_444_16 dml_444_32 dml_444_64 dml_420_8 dml_420_10 dml_420_12 dml_422_8 dml_422_10 dml_rgbe_alpha dml_rgbe dml_mono_8 dml_mono_16 dml_rotation_angle dml_rotation_0 dml_rotation_90 dml_rotation_180 dml_rotation_270 dml_rotation_0m dml_rotation_90m dml_rotation_180m dml_rotation_270m dml_swizzle_mode dml_sw_linear dml_sw_256b_s dml_sw_256b_d dml_sw_256b_r dml_sw_4kb_z dml_sw_4kb_s dml_sw_4kb_d dml_sw_4kb_r dml_sw_64kb_z dml_sw_64kb_s dml_sw_64kb_d dml_sw_64kb_r dml_sw_256kb_z dml_sw_256kb_s dml_sw_256kb_d dml_sw_256kb_r dml_sw_64kb_z_t dml_sw_64kb_s_t dml_sw_64kb_d_t dml_sw_64kb_r_t dml_sw_4kb_z_x dml_sw_4kb_s_x dml_sw_4kb_d_x dml_sw_4kb_r_x dml_sw_64kb_z_x dml_sw_64kb_s_x dml_sw_64kb_d_x dml_sw_64kb_r_x dml_sw_256kb_z_x dml_sw_256kb_s_x dml_sw_256kb_d_x dml_sw_256kb_r_x dml_sw_256b_2d dml_sw_4kb_2d dml_sw_64kb_2d dml_sw_256kb_2d dml_dram_clock_change_support dml_dram_clock_change_vactive dml_dram_clock_change_vblank dml_dram_clock_change_vblank_drr dml_dram_clock_change_vactive_w_mall_full_frame dml_dram_clock_change_vactive_w_mall_sub_vp dml_dram_clock_change_vblank_w_mall_full_frame dml_dram_clock_change_vblank_drr_w_mall_full_frame dml_dram_clock_change_vblank_w_mall_sub_vp dml_dram_clock_change_vblank_drr_w_mall_sub_vp dml_dram_clock_change_unsupported dml_fclock_change_support dml_fclock_change_vactive dml_fclock_change_vblank dml_fclock_change_unsupported dml_dsc_enable dml_dsc_disable dml_dsc_enable_if_necessary dml_mpc_use_policy dml_mpc_disabled dml_mpc_as_possible dml_mpc_as_needed_for_voltage dml_mpc_as_needed_for_pstate_and_voltage dml_mpc_as_needed dml_mpc_2to1 dml_odm_use_policy dml_odm_use_policy_bypass dml_odm_use_policy_combine_as_needed dml_odm_use_policy_combine_2to1 dml_odm_use_policy_combine_3to1 dml_odm_use_policy_combine_4to1 dml_odm_use_policy_split_1to2 dml_odm_use_policy_mso_1to2 dml_odm_use_policy_mso_1to4 dml_odm_mode dml_odm_mode_bypass dml_odm_mode_combine_2to1 dml_odm_mode_combine_3to1 dml_odm_mode_combine_4to1 dml_odm_mode_split_1to2 dml_odm_mode_mso_1to2 dml_odm_mode_mso_1to4 dml_immediate_flip_requirement dml_immediate_flip_not_required dml_immediate_flip_required dml_immediate_flip_if_possible dml_unbounded_requesting_policy dml_unbounded_requesting_enable dml_unbounded_requesting_edp_only dml_unbounded_requesting_disable dml_clk_cfg_policy dml_use_required_freq dml_use_override_freq dml_use_state_freq soc_state_bounding_box_st use_ideal_dram_bw_strobe dml_dcn401_uclk_dpm_dependent_soc_qos_params UseNewDCN401SOCParameters pcierefclk_mhz amclk_mhz pct_ideal_dram_bw_after_urgent_pixel_only pct_ideal_dram_bw_after_urgent_pixel_and_vm pct_ideal_dram_bw_after_urgent_vm_only svp_prefetch_pct_ideal_sdp_bw_after_urgent svp_prefetch_pct_ideal_fabric_bw_after_urgent svp_prefetch_pct_ideal_dram_bw_after_urgent_pixel_only svp_prefetch_pct_ideal_dram_bw_after_urgent_pixel_and_vm svp_prefetch_pct_ideal_dram_bw_after_urgent_vm_only svp_prefetch_max_avg_sdp_bw_use_normal_percent svp_prefetch_max_avg_fabric_bw_use_normal_percent svp_prefetch_max_avg_dram_bw_use_normal_percent dml_dcn401_soc_qos_params vblank_nom_default_us config_return_buffer_segment_size_in_kbytes cursor_64bpp_support dml_plane_cfg_st PTEBufferModeOverrideEn PTEBufferMode setup_for_tdlut tdlut_addressing_mode tdlut_width_mode dml_surface_cfg_st dml_timing_cfg_st HBlankEnd VBlankEnd dml_output_cfg_st OutputEncoder OutputDisabled dml_writeback_cfg_st ActiveWritebacksPerSurface dml_hw_resource_st DLGRefClkFreqMHz dml_clk_cfg_st dcfclk_option dispclk_option dppclk_option dml_display_cfg_st num_surfaces num_timings clk_overrides dml_mode_eval_policy_st AllowForPStateChangeOrStutterInVBlank UseOnlyMaxPrefetchModes EnhancedPrefetchScheduleAccelerationFinal NomDETInKByteOverrideEnable NomDETInKByteOverrideValue AssumeModeSupportAtMaxPwrStateEvenDRAMClockChangeNotSupported AssumeModeSupportAtMaxPwrStateEvenFClockChangeNotSupported dml_mode_support_info_st MaximumMPCCombine ODMCombineTwoToOneSupportCheckOK ODMCombineFourToOneSupportCheckOK FECEnabled mode_support_st max_state_idx cache_display_cfg num_active_planes NomDETInKByte ReturnDRAMBW DCCEnabledInAnySurface ReturnDRAMBWPerState ODMModePerState ODMModeThisState MPCCombineThisState mode_program_st UrgentLatencyWithUSRRetraining SurfaceSizeInTheMALL TotalDataReadBandwidthNotIncludingMALLPrefetch total_dcn_read_bw_with_flip_not_including_MALL_prefetch non_urgent_total_dcn_read_bw_with_flip non_urgent_total_dcn_read_bw_with_flip_not_including_MALL_prefetch num_active_pipes NoTimeToPrefetch Dcfclk Dispclk_calculated Dppclk_calculated VStartupMin MaxActiveFCLKChangeLatencySupported soc_states_st state_array UseMinimumDCFCLK_params_st CalculateWatermarksMALLUseAndDRAMSpeedChangeSupport_params_st CalculateVMRowAndSwath_params_st PTEBufferModeOverrideVal CalculateSwathAndDETConfiguration_params_st ConfigReturnBufferSegmentSizeInkByte CalculateStutterEfficiency_params_st CalculatePrefetchSchedule_params_st dml_core_mode_support_locals_st MaxVStartupAllPlanes dummy_watermark NoChromaOrLinear NumberOfNonCombinedSurfaceOfMaximumBandwidth SubViewportMALLRefreshGreaterThan120Hz AllPrefetchModeTested is_max_pwr_state is_max_dram_pwr_state f_clock_change_support dml_core_mode_programming_locals_st ImmediateFlipRequirementFinal iteration MaxTotalRDBandwidth MaxTotalRDBandwidthNoUrgentBurst DestinationLineTimesForPrefetchLessThan2 VRatioPrefetchMoreThanMax MaxTotalRDBandwidthNotIncludingMALLPrefetch NonUrgentMaxTotalRDBandwidth NonUrgentMaxTotalRDBandwidthNotIncludingMALLPrefetch Tvstartup_margin dlg_vblank_start LSetup blank_lines_remaining old_MIN_DST_Y_NEXT_START TotalWRBandwidth WRBandwidth CalculateWatermarksMALLUseAndDRAMSpeedChangeSupport_locals_st ActiveFCLKChangeLatencyMargin USRRetrainingLatencyMargin SynchronizedSurfaces EffectiveLBLatencyHidingY EffectiveLBLatencyHidingC WritebackDRAMClockChangeLatencyMargin WritebackFCLKChangeLatencyMargin WritebackLatencyHiding TotalPixelBW EffectiveDETBufferSizeY ActiveClockChangeLatencyHidingY ActiveClockChangeLatencyHidingC ActiveClockChangeLatencyHiding FoundCriticalSurface LastSurfaceWithoutMargin FCLKChangeSupportNumber DRAMClockChangeMethod DRAMClockChangeSupportNumber dst_y_pstate src_y_pstate_l src_y_pstate_c src_y_ahead_l src_y_ahead_c sub_vp_lines_l sub_vp_lines_c CalculateVMRowAndSwath_locals_st PDEAndMetaPTEBytesFrameY PDEAndMetaPTEBytesFrameC MetaRowByteY MetaRowByteC PixelPTEBytesPerRowY PixelPTEBytesPerRowC PixelPTEBytesPerRowStorageY PixelPTEBytesPerRowStorageC PixelPTEBytesPerRowY_one_row_per_frame PixelPTEBytesPerRowC_one_row_per_frame dpte_row_width_luma_ub_one_row_per_frame dpte_row_height_luma_one_row_per_frame dpte_row_width_chroma_ub_one_row_per_frame dpte_row_height_chroma_one_row_per_frame HostVMDynamicLevels UseMinimumDCFCLK_locals_st NormalEfficiency TotalMaxPrefetchFlipDPTERowBandwidth PixelDCFCLKCyclesRequiredInPrefetch PrefetchPixelLinesTime DCFCLKRequiredForPeakBandwidthPerSurface DynamicMetadataVMExtraLatency MinimumTWait DPTEBandwidth DCFCLKRequiredForAverageBandwidth ExtraLatencyBytes ExtraLatencyCycles DCFCLKRequiredForPeakBandwidth NoOfDPPState MinimumTvmPlus2Tr0 CalculatePrefetchSchedule_locals_st MyError DPPCycles DISPCLKCycles DSTTotalPixelsAfterScaler dst_y_prefetch_equ prefetch_bw_oto Tvm_oto Tr0_oto Tvm_oto_lines Tr0_oto_lines dst_y_prefetch_oto TimeForFetchingMetaPTE TimeForFetchingRowInVBlank LinesToRequestPrefetchPixelData HostVMDynamicLevelsTrips trip_to_mem Tvm_trips Tr0_trips Tvm_trips_rounded Tr0_trips_rounded max_Tsw Lsw_oto Tpre_rounded prefetch_bw_equ Tvm_equ Tr0_equ prefetch_sw_bytes prefetch_bw_pr bytes_pp dep_bytes min_Lsw_oto Tsw_est1 Tsw_est3 PrefetchBandwidth1 PrefetchBandwidth2 PrefetchBandwidth3 PrefetchBandwidth4 display_mode_lib_scratch_st dml_core_mode_support_locals dml_core_mode_programming_locals CalculateWatermarksMALLUseAndDRAMSpeedChangeSupport_locals CalculateVMRowAndSwath_locals UseMinimumDCFCLK_locals CalculatePrefetchSchedule_locals CalculateWatermarksMALLUseAndDRAMSpeedChangeSupport_params CalculateVMRowAndSwath_params UseMinimumDCFCLK_params CalculateSwathAndDETConfiguration_params CalculateStutterEfficiency_params CalculatePrefetchSchedule_params display_mode_lib_st dml_mode_support_ex_params_st in_display_cfg out_lowest_state_idx out_evaluation_info surface_idx in_out_params display_cfg call_standalone is_plane1 clk_cfg plane_idx write_back_delay_us TotalBandwidthNotIncludingMALLPrefetch PrefetchBandwidthNotIncludingMALLPrefetch ConfigReturnBufferSegmentSizeInKByte PixelPTEBytesPerRowStorage dml_cursor_bpp dml_cur_2bit dml_cur_32bit dml_cur_64bit dml_display_rq_regs_st _vcs_dpi_dml_display_rq_regs_st dml_display_dlg_regs_st _vcs_dpi_dml_display_dlg_regs_st dml_display_ttu_regs_st _vcs_dpi_dml_display_ttu_regs_st dml_display_plane_rq_regs_st _vcs_dpi_dml_display_plane_rq_regs_st ebpp num_plane fail_only bankers_rounding dml2_swizzle_mode dml2_sw_linear dml2_sw_256b_2d dml2_sw_4kb_2d dml2_sw_64kb_2d dml2_sw_256kb_2d dml2_gfx11_sw_linear dml2_gfx11_sw_64kb_d dml2_gfx11_sw_64kb_d_t dml2_gfx11_sw_64kb_d_x dml2_gfx11_sw_64kb_r_x dml2_gfx11_sw_256kb_d_x dml2_gfx11_sw_256kb_r_x dml2_source_format_class dml2_444_8 dml2_444_16 dml2_444_32 dml2_444_64 dml2_420_8 dml2_420_10 dml2_420_12 dml2_rgbe_alpha dml2_rgbe dml2_mono_8 dml2_mono_16 dml2_422_planar_8 dml2_422_planar_10 dml2_422_planar_12 dml2_422_packed_8 dml2_422_packed_10 dml2_422_packed_12 dml2_rotation_angle dml2_rotation_0 dml2_rotation_90 dml2_rotation_180 dml2_rotation_270 dml2_output_format_class dml2_444 dml2_s422 dml2_n422 dml2_420 dml2_output_encoder_class dml2_dp dml2_edp dml2_dp2p0 dml2_hdmi dml2_hdmifrl dml2_none dml2_output_link_dp_rate dml2_dp_rate_na dml2_dp_rate_hbr dml2_dp_rate_hbr2 dml2_dp_rate_hbr3 dml2_dp_rate_uhbr10 dml2_dp_rate_uhbr13p5 dml2_dp_rate_uhbr20 dml2_uclk_pstate_change_strategy dml2_uclk_pstate_change_strategy_auto dml2_uclk_pstate_change_strategy_force_vactive dml2_uclk_pstate_change_strategy_force_vblank dml2_uclk_pstate_change_strategy_force_drr dml2_uclk_pstate_change_strategy_force_mall_svp dml2_uclk_pstate_change_strategy_force_mall_full_frame dml2_svp_mode_override dml2_svp_mode_override_auto dml2_svp_mode_override_main_pipe dml2_svp_mode_override_phantom_pipe dml2_svp_mode_override_phantom_pipe_no_data_return dml2_svp_mode_override_imall dml2_refresh_from_mall_mode_override dml2_refresh_from_mall_mode_override_auto dml2_refresh_from_mall_mode_override_force_disable dml2_refresh_from_mall_mode_override_force_enable dml2_odm_mode dml2_odm_mode_auto dml2_odm_mode_bypass dml2_odm_mode_combine_2to1 dml2_odm_mode_combine_3to1 dml2_odm_mode_combine_4to1 dml2_odm_mode_split_1to2 dml2_odm_mode_mso_1to2 dml2_odm_mode_mso_1to4 dml2_scaling_transform dml2_scaling_transform_explicit dml2_scaling_transform_fullscreen dml2_scaling_transform_aspect_ratio dml2_scaling_transform_centered dml2_dsc_enable_option dml2_dsc_disable dml2_dsc_enable dml2_dsc_enable_if_necessary dml2_twait_budgeting_setting dml2_twait_budgeting_setting_ignore dml2_twait_budgeting_setting_if_needed dml2_twait_budgeting_setting_try dcc_rate_plane0 dcc_rate_plane1 fraction_of_zero_size_request_plane0 fraction_of_zero_size_request_plane1 plane0 plane1 dml2_surface_cfg stationary rect_out_width dml2_composition_cfg mirrored scaling_transform rect_out_height_spans_vactive scaler_info num_slices dsc_compressed_bpp_x16 min_refresh_uhz max_instant_vtotal_delta disallowed drr_active_variable drr_active_fixed dml2_timing_cfg pixel_clock_khz drr_config dml2_link_output_cfg output_encoder output_dp_lane_count output_dp_link_rate audio_sample_rate output_disabled validate_output dml2_writeback_info input_width input_height output_width output_height v_taps_chroma h_taps_chroma dml2_writeback_cfg active_writebacks_per_stream writeback_stream lines_before_active_required transmitted_bytes tdlut_mpc_width_flag force_pte_buffer_mode uclk_pstate_change_strategy refresh_from_mall det_size_override_kb mpcc_combine_factor reserved_vblank_time_ns max_vactive_det_fill_delay_us legacy_svp_config dml2_plane_parameters stream_index composition dynamic_meta_data tdlut stutter_enter_exit twait_budgeting disable_dynamic_odm disable_subvp minimum_vblank_idle_requirement_us minimize_active_latency_hiding dml2_stream_parameters force_unbounded_requesting force_nom_det_size_kbytes mode_support_check_disable mcache_admissibility_check_disable surface_viewport_size_check_disable dlg_ref_clk_mhz optimize_tdlut_scheduling uclk_pstate_change_disable fclk_pstate_change_disable g6_temp_read_pstate_disable g7_ppt_pstate_disable enhanced_prefetch_schedule_acceleration dcc_programming_assumes_scan_direction_unknown synchronize_ddr_displays_for_uclk_pstate_change max_outstanding_when_urgent_expected_disable enable_subvp_implicit_pmo best_effort_min_active_latency_hiding_us all_streams_blanked dml2_display_cfg minimize_det_reallocation hostvm_max_non_cached_page_table_levels plane_descriptors stream_descriptors viewport_x_start dml2_pipe_configuration_descriptor plane1_enabled imall_enabled dml2_plane_mcache_configuration_descriptor plane_descriptor mcache_allocation pipe_configurations dml_project_id dml_project_invalid dml_project_default dml_project_dcn32 dml_project_dcn321 dml_project_dcn35 dml_project_dcn351 dml_project_dcn401 dml_project_dcn36 dml2_dcn_clocks p_state_supported cab_num_ways_required dcfclk_khz_ds dml2_dchub_global_register_set wm_regs num_watermark_sets scheduling_delay_us vertical_interrupt_ack_delay_us allow_programming_delay_us min_allow_width_us subvp_df_throttle_delay_us subvp_programming_delay_us subvp_prefetch_to_mall_delay_us drr_programming_delay_us lock_timeout_us flip_programming_delay_us dml2_ip_capabilities otg_count max_flip_time_us max_flip_time_lines hostvm_mode subvp_drr_scheduling_margin_us subvp_fw_processing_delay fams2 dml2_project_id dml2_project_invalid dml2_project_dcn4x_stage1 dml2_project_dcn4x_stage2 dml2_project_dcn4x_stage2_auto_drr_svp dml2_pstate_change_support dml2_pstate_change_vactive dml2_pstate_change_vblank dml2_pstate_change_vblank_and_vactive dml2_pstate_change_drr dml2_pstate_change_mall_svp dml2_pstate_change_mall_full_frame dml2_pstate_change_unsupported dml2_output_type_and_rate__type dml2_output_type_unknown dml2_output_type_dp dml2_output_type_edp dml2_output_type_dp2p0 dml2_output_type_hdmi dml2_output_type_hdmifrl dml2_output_type_and_rate__rate dml2_output_rate_unknown dml2_output_rate_dp_rate_hbr dml2_output_rate_dp_rate_hbr2 dml2_output_rate_dp_rate_hbr3 dml2_output_rate_dp_rate_uhbr10 dml2_output_rate_dp_rate_uhbr13p5 dml2_output_rate_dp_rate_uhbr20 dml2_output_rate_hdmi_rate_3x3 dml2_output_rate_hdmi_rate_6x3 dml2_output_rate_hdmi_rate_6x4 dml2_output_rate_hdmi_rate_8x4 dml2_output_rate_hdmi_rate_10x4 dml2_output_rate_hdmi_rate_12x4 dml2_pmo_options disable_svp disable_drr_var disable_drr_clamped disable_drr_var_when_var_active disable_drr_clamped_when_var_active disable_fams2 disable_vactive_det_fill_bw_pad disable_dyn_odm disable_dyn_odm_for_multi_stream disable_dyn_odm_for_stream_with_svp project_id pmo_options explicit_ip_bb explicit_ip_bb_size dml2_initialize_instance_in_out dml2_instance ip_caps dml2_check_mode_supported_in_out dml2_pstate_method dml2_pstate_method_na dml2_pstate_method_vactive dml2_pstate_method_vblank dml2_pstate_method_reserved_hw dml2_pstate_method_fw_svp dml2_pstate_method_reserved_fw dml2_pstate_method_fw_vactive_drr dml2_pstate_method_fw_vblank_drr dml2_pstate_method_fw_svp_drr dml2_pstate_method_reserved_fw_drr_clamped dml2_pstate_method_fw_drr dml2_pstate_method_reserved_fw_drr_var dml2_pstate_method_count dml2_per_plane_programming min_clocks num_dpps_required uclk_pstate_support_method surface_size_mall_bytes svp_size_mall_bytes phantom_plane dscclk_khz dtbclk_khz dml2_per_stream_programming stream_descriptor num_odms_required uclk_pstate_method fams2_base_params fams2_sub_params dml2_mode_support_info OutstandingRequestsSupport OutstandingRequestsUrgencyAvoidance VActiveBandwidthSupport g6_temp_read_support temp_read_or_ppt_support uclk_khz dcfclk_deepsleep_khz dpp_ref_khz dispclk_did dpprefclk_did dtbrefclk_did svp_prefetch svp_prefetch_no_throttle deepsleep_dcfclk_khz dpprefclk_khz dtbrefclk_khz divider_ids supported_in_blank meets_eco urgent_us writeback_urgent_us writeback_pstate_us writeback_fclk_pstate_us cstate_exit_us cstate_enter_plus_exit_us z8_cstate_exit_us z8_cstate_enter_plus_exit_us pstate_change_us fclk_pstate_change_us usr_retraining_us temp_read_or_ppt_watermark_us swath_width_plane0 swath_height_plane0 swath_height_plane1 dpte_row_height_plane0 dpte_row_height_plane1 meta_row_height_plane0 meta_row_height_plane1 total_num_dpps_required total_surface_size_in_mall_bytes subviewport_lines_needed_in_mall sdp_bw_mbps dram_bw_mbps dram_vm_only_bw_mbps sys_active max_non_urgent_latency_us max_urgent_latency_us avg_non_urgent_latency_us avg_urgent_latency_us wm_memory_trip_us meta_trip_memory_us fraction_of_urgent_bandwidth fraction_of_urgent_bandwidth_immediate_flip fraction_of_urgent_bandwidth_mall max_active_fclk_change_latency_supported min_return_latency_in_dcfclk urg_bw_available avg_bw_available non_urg_bw_required non_urg_bw_required_with_flip urg_bw_required urg_bw_required_with_flip avg_bw_required det_size_in_kbytes comp_buffer_size_kbytes max_uncompressed_block_plane0 max_compressed_block_plane0 independent_block_plane0 max_uncompressed_block_plane1 max_compressed_block_plane1 independent_block_plane1 stutter_num_bursts stutter_period stutter_efficiency_with_vblank bestcase z8 min_ttu_vblank_us vready_at_or_after_vsync cstate_max_cap_mode hw_debug5 prefetch_source_lines_plane0 prefetch_source_lines_plane1 CursorDstXOffset CursorDstYOffset CursorChunkHDLAdjust WritebackRequiredBandwidth ROBUrgencyAvoidance LowestPrefetchMargin crb mode_support_info non_optimized_mcache_allocation failed_mcache_validation failed_dpmm failed_mode_programming failed_map_watermarks dml2_display_cfg_programming uclk_pstate_supported fclk_pstate_supported fams2_required stutter z8_stutter global_regs plane_programming stream_programming dml2_build_mode_programming_in_out programming dml2_build_mcache_programming_in_out mcache_configurations num_configurations per_plane_pipe_mcache_regs mcache_regs_set architecture det_helper_scratch pipe_combine_scratch dml2_policy_build_synthetic_soc_states_params in_bbox in_states out_states dcfclk_stas_mhz num_dcfclk_stas dml2_policy_build_synthetic_soc_states_scratch dml2_wrapper_optimize_configuration_params dml_core_ctx cur_display_config new_display_config cur_mode_support_info cur_policy new_policy dml2_calculate_lowest_supported_state_for_temp_read_scratch evaluation_info uclk_change_latencies dml2_create_scratch build_synthetic_socbb_scratch dml2_calculate_rq_and_dlg_params_scratch dml2_dml_to_dc_pipe_mapping disp_cfg_to_stream_id disp_cfg_to_stream_id_valid disp_cfg_to_plane_id disp_cfg_to_plane_id_valid dml_pipe_idx_to_stream_id dml_pipe_idx_to_stream_id_valid dml_pipe_idx_to_plane_id dml_pipe_idx_to_plane_id_valid dml_pipe_idx_to_plane_index dml_pipe_idx_to_plane_index_valid dml2_wrapper_scratch mode_support_params create_scratch calculate_rq_and_dlg_params_scratch optimize_configuration_params build_synthetic_socbb_params dml_to_dc_pipe_mapping enable_flexible_pipe_mapping plane_duplicate_exists hpo_stream_to_link_encoder_mapping dml2_helper_det_policy_scratch dpps_per_surface dml2_architecture dml2_architecture_20 dml2_architecture_21 prepare_mcache_programming_locals build_mcache_programming_params dml21_wrapper_scratch prepare_mcache_locals dml2_pipe_combine_factor dml2_pipe_combine_scratch odm_factors mpc_factors g6_temp_read_watermark_set dml_init mode_support mode_programming v20 in_dc dst_dml2 src_dml2 fclk_change_support dram_clk_change_support in_out_display_cfg det_scratch dml_dispcfg out_new_hw_state plane_index out_clks force_odm_4to1 dml_output_array dst_index src_index dml_surface_array dml_plane_array dml_timing_array socbb dc_plane_pipe_pool pipes_assigned_to_plane pipe_used num_pipes_assigned_to_plane_for_mpcc_combine num_pipes_assigned_to_plane_for_odm_combine odm_factor odm_slice_end_x next_higher_pipe_for_odm_slice mpc_factor dc_pipe_mapping_scratch odm_info mpc_info pipe_pool disp_cfg existing_state assigned_pipes assigned_pipe_count pipes_needed last_resort_pipe_candidates preferred_pipe_candidates svp_height vstartup pstate_change_type drr_timing uint32 dml_display_arb_params_st _vcs_dpi_dml_display_arb_params_st arb_param core_instance mcg_instance dpmm_instance pmo_instance soc_bbox min_clk_table dml2_core_ip_params remote_iommu_outstanding_translations imall_supported dcn_mrq_present dchub_arb_to_ret_delay dml2_core_internal_DmlPipe RotationAngle dml2_core_internal_request_type dml2_core_internal_request_type_256_bytes dml2_core_internal_request_type_128_bytes_non_contiguous dml2_core_internal_request_type_128_bytes_contiguous dml2_core_internal_request_type_na dml2_core_internal_output_type dml2_core_internal_output_type_unknown dml2_core_internal_output_type_dp dml2_core_internal_output_type_edp dml2_core_internal_output_type_dp2p0 dml2_core_internal_output_type_hdmi dml2_core_internal_output_type_hdmifrl dml2_core_internal_output_type_rate dml2_core_internal_output_rate_unknown dml2_core_internal_output_rate_dp_rate_hbr dml2_core_internal_output_rate_dp_rate_hbr2 dml2_core_internal_output_rate_dp_rate_hbr3 dml2_core_internal_output_rate_dp_rate_uhbr10 dml2_core_internal_output_rate_dp_rate_uhbr13p5 dml2_core_internal_output_rate_dp_rate_uhbr20 dml2_core_internal_output_rate_hdmi_rate_3x3 dml2_core_internal_output_rate_hdmi_rate_6x3 dml2_core_internal_output_rate_hdmi_rate_6x4 dml2_core_internal_output_rate_hdmi_rate_8x4 dml2_core_internal_output_rate_hdmi_rate_10x4 dml2_core_internal_output_rate_hdmi_rate_12x4 dml2_core_internal_watermarks dml2_core_internal_mode_support_info DSCSlicesODMModeSupported global_dram_clock_change_supported global_fclk_change_supported AvgBandwidthSupport UrgVactiveBandwidthSupport EnoughUrgentLatencyHidingSupport PrefetchBandwidthSupported request_size_bytes_luma request_size_bytes_chroma RequestLuma RequestChroma avg_bandwidth_available_min avg_bandwidth_available urg_bandwidth_available_min_latency urg_bandwidth_available_min urg_bandwidth_available urg_bandwidth_available_vm_only urg_bandwidth_available_pixel_and_vm avg_bandwidth_required urg_vactive_bandwidth_required urg_bandwidth_required urg_bandwidth_required_qual urg_bandwidth_required_flip non_urg_bandwidth_required non_urg_bandwidth_required_flip avg_bandwidth_support_ok df_response_time_us incorrect_imall_usage dml2_core_internal_mode_support qos_param_index active_min_uclk_dpm_index RequiredDTBCLK required_dscclk_freq_mhz max_dram_bw_mbps MaxFabricClock MaxDCFCLK max_dispclk_freq_mhz max_dppclk_freq_mhz max_dscclk_freq_mhz vm_bytes full_swath_bytes_l full_swath_bytes_c LinesForVM LinesForDPTERow surf_linear128_l surf_linear128_c Tno_bw_flip TripToMemory ExtraLatency_sr ExtraLatencyPrefetch dcc_dram_bw_nom_overhead_factor_p0 dcc_dram_bw_nom_overhead_factor_p1 dcc_dram_bw_pref_overhead_factor_p0 dcc_dram_bw_pref_overhead_factor_p1 mall_prefetch_sdp_overhead_factor mall_prefetch_dram_overhead_factor vactive_sw_bw_l vactive_sw_bw_c RequiredPrefetchBWOTO prefetch_cursor_bw excess_vactive_fill_bw_l excess_vactive_fill_bw_c surface_avg_vactive_required_bw surface_peak_required_bw dcfclk_deepsleep Total3dlutActive VActiveLatencyHidingMargin VActiveLatencyHidingUs dram_change_vactive_det_fill_delay_us num_mcaches_l mcache_row_bytes_l mcache_row_bytes_per_channel_l mcache_offsets_l mcache_shift_granularity_l num_mcaches_c mcache_row_bytes_c mcache_row_bytes_per_channel_c mcache_offsets_c mcache_shift_granularity_c mall_comb_mcache_l mall_comb_mcache_c lc_comb_mcache dml2_core_internal_mode_program MetaTripToMemory req_per_swath_ub_l req_per_swath_ub_c time_per_tdlut_group DSCCLK FractionOfUrgentBandwidthMALL is_using_mall_for_ss pstate_keepout_dst_lines impacted_prefetch_margin_us dml2_core_internal_SOCParametersList temp_read_or_ppt_blackout_us dml2_core_calcs_mode_support_locals meta_row_bytes_per_row_ub_l meta_row_bytes_per_row_ub_c dpte_row_bytes_per_row_l dpte_row_bytes_per_row_c dummy_bw surface_dummy_bw ImmediateFlipRequired HostVMInefficiencyFactorPrefetch PixelClockBackEndFactor NumDSCUnitRequired Tvm_trips_flip Tr0_trips_flip Tvm_trips_flip_rounded Tr0_trips_flip_rounded per_pipe_flip_bytes vmpg_width_y vmpg_height_y vmpg_width_c vmpg_height_c tdlut_pte_bytes_per_frame tdlut_bytes_per_frame tdlut_row_bytes tdlut_groups_per_2row_ub tdlut_opt_time tdlut_drain_time tdlut_bytes_to_deliver tdlut_bytes_per_group cursor_bytes_per_chunk cursor_bytes_per_line cursor_bytes stream_visited pstate_bytes_required_l pstate_bytes_required_c Tpre_oto recalc_prefetch_schedule recalc_prefetch_done impacted_dst_y_pre line_times lb_source_lines_l lb_source_lines_c prefetch_swath_time_us dml2_core_calcs_mode_programming_locals surface_dummy_bw0 immediate_flip_required dml2_core_calcs_CalculateWatermarksMALLUseAndDRAMSpeedChangeSupport_locals g6_temp_read_latency_margin temp_read_or_ppt_latency_margin dml2_core_calcs_CalculateVMRowAndSwath_locals vm_bytes_l vm_bytes_c dml2_core_calcs_CalculateVMRowAndSwath_params mrq_present meta_req_width_luma meta_req_height_luma meta_row_width_luma dml2_core_calcs_CalculatePrefetchSchedule_locals per_pipe_vactive_sw_bw TimeForFetchingVM total_row_bytes min_Lsw_equ Tsw_est2 prefetch_bw1 prefetch_bw2 prefetch_bw3 prefetch_bw4 dst_y_prefetch_equ_impacted TWait_p cursor_prefetch_bytes dml2_core_shared_calculate_det_buffer_size_params swath_time_value_us TryToAllocateForWriteLatency bestEffortMinActiveLatencyHidingUs dml2_core_shared_calculate_vm_and_row_bytes_params vmpg_width vmpg_height dpde0_bytes_per_frame_ub dml2_core_shared_CalculateSwathAndDETConfiguration_locals RoundedUpSwathSizeBytesY RoundedUpSwathSizeBytesC SwathWidthSingleDPP SwathWidthSingleDPPChroma SwathTimeValueUs calculate_det_buffer_size_params dml2_core_shared_TruncToValidBPP_locals dml2_core_shared_CalculateDETBufferSize_locals DETBufferSizePoolInKByte NextDETBufferPieceInKByte NextSurfaceToAssignDETPiece BandwidthOfSurfacesNotAssignedDETPiece max_minDET minDET minDET_pipe TotalBandwidthPerStream TotalPixelRate DETBudgetPerStream RemainingDETBudgetPerStream IdealDETBudget DeltaDETBudget ResidualDETAfterRounding dml2_core_shared_get_urgent_bandwidth_required_locals required_bandwidth_mbps required_bandwidth_mbps_this_surface adj_factor_p0 adj_factor_p1 adj_factor_cur adj_factor_p0_pre adj_factor_p1_pre adj_factor_cur_pre per_plane_flip_bw mall_svp_prefetch_factor tmp_nom_adj_factor_p0 tmp_nom_adj_factor_p1 tmp_pref_adj_factor_p0 tmp_pref_adj_factor_p1 vm_row_bw flip_and_active_bw flip_and_prefetch_bw flip_and_prefetch_bw_oto active_and_excess_bw dml2_core_shared_calculate_peak_bandwidth_required_locals unity_array zero_array dml2_core_shared_CalculateFlipSchedule_locals min_row_time Tvm_flip Tr0_flip dpte_row_bytes min_row_height min_row_height_chroma max_flip_time lb_flip_bw hvm_scaled_vm_bytes num_rows hvm_scaled_row_bytes hvm_scaled_vm_row_bytes dual_plane dml2_core_shared_rq_dlg_get_dlg_reg_locals first_pipe_idx_in_plane pipe_idx_in_combine max_dst_y_per_vm_vblank max_dst_y_per_row_vblank vratio_pre_c dml2_core_shared_CalculateMetaAndPTETimes_params dml2_core_internal_scratch CheckGlobalPrefetchAdmissibility_locals CalculateSwathAndDETConfiguration_locals TruncToValidBPP_locals CalculateDETBufferSize_locals get_urgent_bandwidth_required_locals calculate_peak_bandwidth_required_locals CalculateFlipSchedule_locals rq_dlg_get_dlg_reg_locals CalculateStutterEfficiency_locals CheckGlobalPrefetchAdmissibility_params calculate_mcache_setting_params calculate_tdlut_setting_params calculate_vm_and_row_bytes_params calculate_mcache_setting_locals CalculateMetaAndPTETimes_params calculate_peak_bandwidth_params calculate_bytes_to_fetch_required_to_hide_latency_params dml2_core_calcs_CalculateWatermarksMALLUseAndDRAMSpeedChangeSupport_params USRRetrainingRequired SynchronizeTimings SynchronizeDRRDisplaysForUCLKPStateChange max_outstanding_when_urgent_expected max_outstanding_requests meta_row_height_l meta_row_height_c dml2_core_calcs_CalculateSwathAndDETConfiguration_params dml2_core_shared_calculation_funcs calculate_det_buffer_size dml2_core_calcs_CalculateStutterEfficiency_locals DETBufferingTimeY SwathWidthYCriticalSurface SwathHeightYCriticalSurface VActiveTimeCriticalSurface FrameTimeCriticalSurface BytePerPixelYCriticalSurface DETBufferSizeYCriticalSurface MinTTUVBlankCriticalSurface BlockWidth256BytesYCriticalSurface SinglePlaneCriticalSurface SinglePipeCriticalSurface TotalCompressedReadBandwidth EffectiveCompressedBufferSize PartOfUncompressedPixelBurstThatFitsInROBAndCompressedBuffer MaximumEffectiveCompressionLuma MaximumEffectiveCompressionChroma TotalZeroSizeRequestReadBandwidth TotalZeroSizeCompressedReadBandwidth AverageDCCZeroSizeFraction AverageZeroSizeCompressionRate dml2_core_calcs_CalculateStutterEfficiency_params rob_alloc_compressed dml2_core_calcs_CalculatePrefetchSchedule_params Ttrip Turg dml2_core_calcs_CheckGlobalPrefetchAdmissibility_params compressed_buffer_size_kbytes chunk_bytes_l chunk_bytes_c detile_buffer_size_bytes_l detile_buffer_size_bytes_c swath_height_l estimated_dcfclk_mhz estimated_urg_bandwidth_required_mbps dml2_core_calcs_CheckGlobalPrefetchAdmissibility_locals max_Trpd_dcfclk_cycles burst_bytes_to_fill_det time_to_fill_det_us accumulated_return_path_dcfclk_cycles prefetch_global_check_passed src_swath_bytes_l src_swath_bytes_c src_detile_buf_size_bytes_l src_detile_buf_size_bytes_c dml2_core_calcs_calculate_mcache_row_bytes_params gpuvm_page_size_kbytes surf_vert vp_stationary tiling_mode imall_enable vp_start_x vp_start_y full_vp_width full_vp_height blk_width blk_height num_mcaches mcache_row_bytes mcache_row_bytes_per_channel meta_row_width_ub dcc_dram_bw_nom_overhead_factor dcc_dram_bw_pref_overhead_factor mvmpg_width mvmpg_height full_vp_access_width_mvmpg_aligned mvmpg_per_mcache_lb dml2_core_shared_calculate_mcache_setting_locals l_p c_p is_dual_plane mvmpg_width_l mvmpg_height_l full_vp_access_width_mvmpg_aligned_l mvmpg_per_mcache_lb_l meta_row_width_l mvmpg_width_c mvmpg_height_c full_vp_access_width_mvmpg_aligned_c mvmpg_per_mcache_lb_c meta_row_width_c lc_comb_last_mcache_size luma_time_factor mcache_remainder_l mcache_remainder_c mvmpg_access_width_l mvmpg_access_width_c avg_mcache_element_size_l avg_mcache_element_size_c full_vp_access_width_l full_vp_access_width_c dml2_core_calcs_calculate_mcache_setting_params vp_start_x_l vp_start_y_l full_vp_width_l full_vp_height_l blk_width_l blk_height_l vmpg_width_l vmpg_height_l bytes_per_pixel_l vp_start_x_c vp_start_y_c full_vp_width_c full_vp_height_c blk_width_c blk_height_c bytes_per_pixel_c dcc_dram_bw_nom_overhead_factor_l dcc_dram_bw_pref_overhead_factor_l dcc_dram_bw_nom_overhead_factor_c dcc_dram_bw_pref_overhead_factor_c dml2_core_calcs_calculate_tdlut_setting_params is_gfx11 dml2_core_calcs_calculate_peak_bandwidth_required_params inc_flip_bw num_of_dpp surface_read_bandwidth_l surface_read_bandwidth_c prefetch_bandwidth_l prefetch_bandwidth_c prefetch_bandwidth_oto flip_bw urgent_burst_factor_l urgent_burst_factor_c urgent_burst_factor_cursor urgent_burst_factor_prefetch_l urgent_burst_factor_prefetch_c urgent_burst_factor_prefetch_cursor dml2_core_calcs_calculate_bytes_to_fetch_required_to_hide_latency_params dpte_row_height_l dpte_row_height_c dpte_bytes_per_row_l byte_per_pix_l byte_per_pix_c swath_width_l swath_width_c latency_to_hide_us bytes_required_l bytes_required_c dml2_core_internal_display_mode_lib dml2_core_calcs_mode_support_ex min_clk_index dml2_mcg_min_clock_table max_clocks_khz fixed_clocks_khz dram_bw_table dml2_core_calcs_mode_programming_ex cfg_support_info core_display_cfg_support_info stream_support_info plane_support_info clean_me_up dram_bw_to_min_clk_table_entry pre_derate_dram_bw_kbps dml2_mcg_dram_bw_to_min_clk_table xtalclk pcierefclk dchubrefclk amclk perform_pseudo_build dml2_mcg_build_min_clock_table_params_in_out dml2_mcg_instance build_min_clock_table perform_pseudo_map dml2_core_internal_soc_bb dml2_dpmm_map_mode_to_soc_dpm_params_in_out display_configuation_with_meta mode_support_result stage1 stage2 stage3 stage4 stage5 dml2_dpmm_map_watermarks_params_in_out dml2_core_instance minimum_clock_table intermediates populate_informative calculate_mcache_allocation dml2_dpmm_scratch dml2_dpmm_instance map_mode_to_soc_dpm map_watermarks dpmm_scratch soc_states dml2_core_initialize_in_out core_plane_support_info dpps_used dram_change_latency_hiding_margin_in_active active_latency_hiding_us mall_svp_size_requirement_ways nominal_vblank_pstate_latency_hiding_us core_stream_support_info odms_used num_odm_output_segments phantom_min_v_active phantom_v_startup phantom_v_active phantom_v_total vblank_reserved_time_us num_dsc_slices support_info urgent_bw_sdp_kbps average_bw_sdp_kbps urgent_bw_dram_kbps average_bw_dram_kbps mall_svp_allocation_mblks mall_full_frame_allocation_mblks dml2_core_mode_support_result per_stream per_plane dml2_optimization_stage1_state performed min_clk_index_for_latency dml2_optimization_stage2_state per_plane_mcache_support dml2_implicit_svp_meta dml2_fams2_per_method_common_meta allow_time_us disallow_time_us max_vactive_det_fill_delay_otg_vlines df_throttle_delay_otg_vlines prefetch_to_mall_delay_otg_vlines phantom_vfp stretched_vtotal dml2_fams2_meta otg_vline_time_us vertical_interrupt_ack_delay_otg_vlines min_allow_width_otg_vlines nom_vtotal nom_refresh_rate_hz nom_frame_time_us max_frame_time_us dram_clk_change_blackout_otg_vlines method_vactive method_vblank method_subvp method_drr dml2_optimization_stage3_state pstate_switch_modes stream_svp_meta stream_fams2_meta dml2_optimization_stage4_state unoptimizable_streams dml2_optimization_stage5_state optimal_reserved_time_in_vblank_us vblank_includes_z8_optimization dml2_pmo_pstate_strategy per_stream_pstate_method allow_state_increase min_dram_speed_mts min_socclk_khz min_dscclk_khz min_dtbclk_khz min_phyclk_khz dml2_core_mode_support_in_out dml2_core_mode_programming_in_out dml2_core_populate_informative_in_out mode_is_supported dml2_calculate_mcache_allocation_in_out dml2_core_internal_state_inputs dml2_core_internal_state_intermediates dml2_core_mode_support_locals mode_support_ex_params svp_expanded_display_cfg calc_mcache_allocation_params dml2_core_mode_programming_locals mode_programming_ex_params dml2_core_scratch mode_support_locals mode_programming_locals main_stream_index_from_svp_stream_index svp_stream_index_from_main_stream_index main_plane_index_to_phantom_plane_index phantom_plane_index_to_main_plane_index dml2_pmo_initialize_in_out mcg_clock_table_size dml2_pmo_instance disp_clk_vmin_threshold mpc_combine_limit odm_combine_limit fams_params optimize_dcc_mcache init_for_vmin test_for_vmin optimize_for_vmin init_for_uclk_pstate test_for_uclk_pstate optimize_for_uclk_pstate init_for_stutter test_for_stutter optimize_for_stutter dml2_pmo_optimize_dcc_mcache_in_out dcc_mcache_supported optimized_display_cfg dml2_pmo_init_for_vmin_in_out base_display_config dml2_pmo_test_for_vmin_in_out vmin_limits dml2_pmo_optimize_for_vmin_in_out optimized_display_config dml2_pmo_init_for_pstate_support_in_out dml2_pmo_test_for_pstate_support_in_out dml2_pmo_optimize_for_pstate_support_in_out last_candidate_failed dml2_pmo_init_for_stutter_in_out dml2_pmo_test_for_stutter_in_out dml2_pmo_optimize_for_stutter_in_out reserved_time_candidates reserved_time_candidates_count current_candidate min_latency_index max_latency_index cur_latency_index expanded_override_strategy_list num_expanded_override_strategies pstate_strategy_candidates num_pstate_candidates cur_pstate_candidate stream_plane_mask stream_vactive_capability_mask optimal_vblank_reserved_time_for_stutter_us num_stutter_candidates cur_stutter_candidate z8_vblank_optimizable num_timing_groups synchronized_timing_group_masks group_is_drr_enabled group_is_drr_active group_line_time_us group_common_fams2_meta sorted_group_gtl_disallow_index sorted_group_gtl_period_index group_phase_offset pmo_dcn3 pmo_dcn4 dml2_pmo_scratch expanded_strategy_list_1_display expanded_strategy_list_2_display expanded_strategy_list_3_display expanded_strategy_list_4_display num_expanded_strategies_per_list dml2_pmo_init_data prefetch_end_to_mall_start_us fw_processing_delay_us refresh_rate_limit_min refresh_rate_limit_max top_mcache_validate_admissability_in_out per_plane_status top_mcache_calc_mcache_count_and_offsets_in_out top_mcache_assign_global_mcache_ids_in_out num_allocations dml2_initialize_instance_locals stutter_params vmin dml2_optimization_init_function_locals calc_mcache_count_params assign_global_mcache_ids_params validate_admissibility_params pmo_test_vmin_params test_params test_mcache test_vmin dml2_optimization_test_function_locals optimize_mcache_params pmo_optimize_vmin_params optimize_params optimize_mcache optimize_vmin dml2_optimization_optimize_function_locals dml2_optimization_phase_locals cur_candidate_display_cfg next_candidate_display_cfg init_function_locals test_function_locals optimize_function_locals dml2_check_mode_supported_locals display_cfg_working_copy optimization_phase_locals base_display_config_with_meta optimized_display_config_with_meta dppm_map_mode_params optimization_init_function_params locals optimization_test_function_params optimization_optimize_function_params last_candidate_supported optimization_phase_params init_function test_function optimize_function all_or_nothing dml2_build_mode_programming_locals mode_programming_params informative_params dppm_map_watermarks_params min_clock_for_latency_phase mcache_phase uclk_pstate_phase vmin_phase stutter_phase dml2_legacy_core_build_mode_programming_wrapper_locals core_support_info dml2_top_mcache_verify_mcache_size_locals calc_mcache_params pipe_vp_startx pipe_vp_endx dml2_top_mcache_validate_admissability_locals dml2_top_funcs check_mode_supported build_mode_programming build_mcache_programming initialize_instance_locals mcache_verify_mcache_size_locals mcache_validate_admissability_locals check_mode_supported_locals build_mode_programming_locals legacy_core_build_mode_programming_wrapper_locals in_out pipe_vp_x_start pipe_vp_x_end mcache_boundaries num_boundaries pipe_h_vp_start pipe_h_vp_end second_offset dml2_core_internal_bw_type dml2_core_internal_bw_sdp dml2_core_internal_bw_dram dml2_core_internal_bw_max dml2_core_internal_soc_state_type dml2_core_internal_soc_state_sys_active dml2_core_internal_soc_state_svp_prefetch dml2_core_internal_soc_state_sys_idle dml2_core_internal_soc_state_max phantom phantom_stream_index main_stream dml2_get_cursor_dlg_reg cursor_x_position cursor_hotspot_x cursor_primary_offset cursor_secondary_offset cursor_stereo_en cursor_2x_magnify hratio dlg_refclk_mhz dml2_cursor_dlg_regs qos_level_fixed qos_ramp_disable dmub_fams2_allow_delay_check_mode FAMS2_ALLOW_DELAY_CHECK_NONE FAMS2_ALLOW_DELAY_CHECK_FROM_START FAMS2_ALLOW_DELAY_CHECK_FROM_PREPARE blackout_us dml2_core_internal_g6_temp_read_blackouts_table fams2_base_programming fams2_sub_programming pstate_method cursor_dlg_regs urg_bandwidth_avail_active_pixel_and_vm urg_bandwidth_avail_active_vm_only uclk_freq_khz surface_read_bw_l surface_read_bw_c vactive_det_fill_delay_us iflip_enable use_lb_flip_bw dcc_mrq_enable frac_urg_bandwidth_flip flip_bandwidth_support_ok eval_state frac_urg_bandwidth_nom frac_urg_bandwidth_mall vactive_bandwidth_support_ok bandwidth_support_ok bw_type use_qual_row_bw PrefetchBandwidthOto surface_required_bw PHYCLK PHYCLKD18 PHYCLKD32 plane_cfg is_avg_bw is_hvm_en is_hvm_only pitch_y pitch_c is_mrq_present out_bpp DFS_DIVIDER_RANGE_1_START DFS_DIVIDER_RANGE_1_STEP DFS_DIVIDER_RANGE_2_START DFS_DIVIDER_RANGE_2_STEP DFS_DIVIDER_RANGE_3_START DFS_DIVIDER_RANGE_3_STEP DFS_DIVIDER_RANGE_4_START DFS_DIVIDER_RANGE_4_STEP DFS_DIVIDER_RANGE_SCALE_FACTOR DFS_base_divider_id DFS_BASE_DID_1 DFS_BASE_DID_2 DFS_BASE_DID_3 DFS_BASE_DID_4 DFS_MAX_DID clock_khz margin vco_freq_khz rounded_khz divider_id min_table odms_calculated free_pipes strategy_index pstate_strategy stream_pstate_method base_strategies_list num_base_strategies expanded_strategy_list num_expanded_strategies base_strategy should_permute per_stream_pstate_strategy sub_vp_enabled pln_prog mcache_pipe_config dml_ctx dst_dml_ctx src_dml_ctx main_plane stream_prog dc_pipe dc_main_pipes dc_phantom_pipes dml_plane_idx pipe_regs_idx dml_pipe_idx trigger_source_select TRIGGER_SOURCE_SELECT_LOGIC_ZERO TRIGGER_SOURCE_SELECT_CRTC_VSYNCA TRIGGER_SOURCE_SELECT_CRTC_HSYNCA TRIGGER_SOURCE_SELECT_CRTC_VSYNCB TRIGGER_SOURCE_SELECT_CRTC_HSYNCB TRIGGER_SOURCE_SELECT_GENERICF TRIGGER_SOURCE_SELECT_GENERICE TRIGGER_SOURCE_SELECT_VSYNCA TRIGGER_SOURCE_SELECT_HSYNCA TRIGGER_SOURCE_SELECT_VSYNCB TRIGGER_SOURCE_SELECT_HSYNCB TRIGGER_SOURCE_SELECT_HPD1 TRIGGER_SOURCE_SELECT_HPD2 TRIGGER_SOURCE_SELECT_GENERICD TRIGGER_SOURCE_SELECT_GENERICC TRIGGER_SOURCE_SELECT_VIDEO_CAPTURE TRIGGER_SOURCE_SELECT_GSL_GROUP0 TRIGGER_SOURCE_SELECT_GSL_GROUP1 TRIGGER_SOURCE_SELECT_GSL_GROUP2 TRIGGER_SOURCE_SELECT_BLONY TRIGGER_SOURCE_SELECT_GENERICA TRIGGER_SOURCE_SELECT_GENERICB TRIGGER_SOURCE_SELECT_GSL_ALLOW_FLIP TRIGGER_SOURCE_SELECT_MANUAL_TRIGGER trigger_polarity_select TRIGGER_POLARITY_SELECT_LOGIC_ZERO TRIGGER_POLARITY_SELECT_CRTC TRIGGER_POLARITY_SELECT_GENERICA TRIGGER_POLARITY_SELECT_GENERICB TRIGGER_POLARITY_SELECT_HSYNCA TRIGGER_POLARITY_SELECT_HSYNCB TRIGGER_POLARITY_SELECT_VIDEO_CAPTURE TRIGGER_POLARITY_SELECT_GENERICC tg110 overscan_color dce112_compressor_reg_offsets dcp_offset dmif_offset dce112_compressor fbc_idle_force FBC_IDLE_FORCE_DISPLAY_REGISTER_UPDATE FBC_IDLE_FORCE_GRPH_COMP_EN FBC_IDLE_FORCE_SRC_SEL_CHANGE FBC_IDLE_FORCE_MIN_COMPRESSION_CHANGE FBC_IDLE_FORCE_ALPHA_COMP_EN FBC_IDLE_FORCE_ZERO_ALPHA_CHUNK_SKIP_EN FBC_IDLE_FORCE_FORCE_COPY_TO_COMP_BUF FBC_IDLE_FORCE_MEMORY_WRITE_TO_REGION0 FBC_IDLE_FORCE_MEMORY_WRITE_TO_REGION1 FBC_IDLE_FORCE_MEMORY_WRITE_TO_REGION2 FBC_IDLE_FORCE_MEMORY_WRITE_TO_REGION3 FBC_IDLE_FORCE_MEMORY_WRITE_OTHER_THAN_MCIF FBC_IDLE_FORCE_CG_STATIC_SCREEN_IS_INACTIVE fbc_trigger paths_num cp110 lpt_control dce110_compressor_reg_offsets dce110_compressor crtc_inst inputgamma regamma input_csc_matrix bpp_8 bpp_16 bpp_32 bpp_64 wm_mask_ctrl_addr nbp_pstate_ctrl_addr stutter_addr wm_addr urgency_addr marks_low horizotal_mirror mem_input110 sclv_ratios_inits h_int_scale_ratio_luma h_int_scale_ratio_chroma v_int_scale_ratio_luma v_int_scale_ratio_chroma h_init_luma h_init_chroma v_init_luma v_init_chroma luma_viewport chroma_viewport protection_properties process_transaction message_info dpcd_addr is_read spl_custom_float_format scl_mode SCL_MODE_SCALING_444_BYPASS SCL_MODE_SCALING_444_RGB_ENABLE SCL_MODE_SCALING_444_YCBCR_ENABLE SCL_MODE_SCALING_420_YCBCR_ENABLE SCL_MODE_SCALING_420_LUMA_BYPASS SCL_MODE_SCALING_420_CHROMA_BYPASS SCL_MODE_DSCL_BYPASS spl_scratch system_setup SDR_NL SDR_L HDR_NL HDR_L NUM_SHARPNESS_SETUPS enable_easf_v enable_easf_h enable_isharp adp_sharpness flip_scan_dir recout_offset_within_recout_full recout_size init_adj vp_offset vp_size rec_in r0 scale_ratio_to_reg_value_lookup numer denom scale_ratio_to_sharpness_level_adj ratio_numer ratio_denom level_down_adj isharp_1D_lut_pregen sharpness_numer sharpness_denom s1_10_filter s1_12_filter timing_synchronization_type NOT_SYNCHRONIZABLE TIMING_SYNCHRONIZABLE dp_aux_request_action DP_AUX_REQ_ACTION_I2C_WRITE DP_AUX_REQ_ACTION_I2C_READ DP_AUX_REQ_ACTION_I2C_STATUS_REQ DP_AUX_REQ_ACTION_I2C_WRITE_MOT DP_AUX_REQ_ACTION_I2C_READ_MOT DP_AUX_REQ_ACTION_I2C_STATUS_REQ_MOT DP_AUX_REQ_ACTION_DPCD_WRITE DP_AUX_REQ_ACTION_DPCD_READ dc_current_properties cursor_size_limit dc_fast_update dc_validation_set dc_power_profile pipe_split_policy_backup dynamic_odm_policy subvp_policy mpc_policy force_odm host_router_index edp_link hpd_int_enable dpia_port_index caller_name srf_updates surface_count fast_update transition_base_context new_context base_context new_update_type srf_update updates crc_window continuous dataout COLORIMETRY_NO_DATA COLORIMETRY_ITU601 COLORIMETRY_ITU709 COLORIMETRY_EXTENDED colorimetry_ext COLORIMETRYEX_XVYCC601 COLORIMETRYEX_XVYCC709 COLORIMETRYEX_SYCC601 COLORIMETRYEX_ADOBEYCC601 COLORIMETRYEX_ADOBERGB COLORIMETRYEX_BT2020YCC COLORIMETRYEX_BT2020RGBYCBCR COLORIMETRYEX_RESERVED active_format_info ACTIVE_FORMAT_NO_DATA ACTIVE_FORMAT_VALID active_format_aspect_ratio ACTIVE_FORMAT_ASPECT_RATIO_SAME_AS_PICTURE ACTIVE_FORMAT_ASPECT_RATIO_4_3 ACTIVE_FORMAT_ASPECT_RATIO_16_9 ACTIVE_FORMAT_ASPECT_RATIO_14_9 bar_info BAR_INFO_NOT_VALID BAR_INFO_VERTICAL_VALID BAR_INFO_HORIZONTAL_VALID BAR_INFO_BOTH_VALID picture_scaling PICTURE_SCALING_UNIFORM PICTURE_SCALING_HORIZONTAL PICTURE_SCALING_VERTICAL PICTURE_SCALING_BOTH rgb_quantization_range RGB_QUANTIZATION_DEFAULT_RANGE RGB_QUANTIZATION_LIMITED_RANGE RGB_QUANTIZATION_FULL_RANGE RGB_QUANTIZATION_RESERVED yyc_quantization_range YYC_QUANTIZATION_LIMITED_RANGE YYC_QUANTIZATION_FULL_RANGE YYC_QUANTIZATION_RESERVED2 YYC_QUANTIZATION_RESERVED3 hdmi_info_frame_header info_frame_type info_packet_raw_data avi_info_frame CHECK_SUM S0_S1 B0_B1 A0 Y0_Y1_Y2 R0_R3 M0_M1 C0_C1 SC0_SC1 Q0_Q1 EC0_EC2 ITC VIC0_VIC7 PR0_PR3 CN0_CN1 YQ0_YQ1 bar_top bar_bottom bar_left bar_right FR0_FR3 ACE0_ACE3 RID0_RID5 FR4 F157 hdmi_info_packet packet_raw_data disabled_master_pipe_idx aud_modes audio_chk pipe_ctx_old set_count cur_stream new_slice_count otg_master_pipe stream_idx slice_idx otg_master_a otg_master_b state_a state_b is_last_segment dpp_pipes opp_heads cur_opp_head cur_otg_master dpp_offset stream1 stream2 create_funcs dc_version black_color_format BLACK_COLOR_FORMAT_RGB_FULLRANGE BLACK_COLOR_FORMAT_RGB_LIMITED BLACK_COLOR_FORMAT_YUV_TV BLACK_COLOR_FORMAT_YUV_CV BLACK_COLOR_FORMAT_YUV_SUPER_AA BLACK_COLOR_FORMAT_DEBUG dc_color_space_type COLOR_SPACE_RGB_TYPE COLOR_SPACE_RGB_LIMITED_TYPE COLOR_SPACE_YCBCR601_TYPE COLOR_SPACE_YCBCR709_TYPE COLOR_SPACE_YCBCR2020_TYPE COLOR_SPACE_YCBCR601_LIMITED_TYPE COLOR_SPACE_YCBCR709_LIMITED_TYPE COLOR_SPACE_YCBCR709_BLACK_TYPE out_csc_color_matrix_type color_space_type is_gaming hz1 hz2 starting_refresh_hz current_brightness search_for_max_increase refresh_hz dc_sink_data src_ctx dst_ctx inst_out edp_links edp_num should_release_planes src_state dc_reg_value_masks shift1 field_value1 addr_index addr_data condition_value delay_between_poll_us time_out_num_tries shift2 field_value2 shift3 mask3 field_value3 shift4 mask4 field_value4 shift5 mask5 field_value5 shift6 mask6 field_value6 shift7 mask7 field_value7 shift8 mask8 field_value8 field_value_mask mclk_switch_mode FPO SUBVP VBLANK dmub_idle_opt_dc_power_state DMUB_IDLE_OPT_DC_POWER_STATE_UNKNOWN DMUB_IDLE_OPT_DC_POWER_STATE_D0 DMUB_IDLE_OPT_DC_POWER_STATE_D1 DMUB_IDLE_OPT_DC_POWER_STATE_D2 DMUB_IDLE_OPT_DC_POWER_STATE_D3 dmub_cmd_fams_type DMUB_CMD__FAMS_SETUP_FW_CTRL DMUB_CMD__FAMS_DRR_UPDATE DMUB_CMD__HANDLE_SUBVP_CMD DMUB_CMD__FAMS_SET_MANUAL_TRIGGER DMUB_CMD__FAMS2_CONFIG DMUB_CMD__FAMS2_DRR_UPDATE DMUB_CMD__FAMS2_FLIP dmub_ips_mode DMUB_IPS_MODE_IPS1_MAX DMUB_IPS_MODE_IPS2 DMUB_IPS_MODE_IPS1_RCG DMUB_IPS_MODE_IPS1_ONO2_ON ips_residency_info ips_mode residency_percent entry_counter total_active_time_us total_inactive_time_us start_measurement vtotal_mid vtotal_mid_frame_num pCtx subvp_pipe cmd_pipe_index vblank_pipe should_manage_pstate sharpness_setting SHARPNESS_HW_OFF SHARPNESS_ZERO SHARPNESS_CUSTOM core_freesync public pVrr in_out_vrr curr_time_stamp_in_us in_config vrr app_tf infopacket last_render_time_in_us refresh_in_uhz gamma_pixel channel_name CHANNEL_NAME_RED CHANNEL_NAME_GREEN CHANNEL_NAME_BLUE hw_x_point regamma_y_red regamma_y_green regamma_y_blue pwl_float_data_ex delta_r delta_g delta_b hw_point_position HW_POINT_POSITION_MIDDLE HW_POINT_POSITION_LEFT HW_POINT_POSITION_RIGHT gamma_point left_index right_index coeff pixel_gamma_point gamma_coefficients user_gamma user_contrast pwl_float_data table_type type_pq_table type_de_pq_table translate_from_linear_space_args cal_buffer divider1 divider2 divider3 map_user_ramp can_rom_be_used fs_params input_tf coeff128 rgb_user coords_x axis_x rgb_regamma do_clamping numberof_points num_hw_points pwl_rgb coordinate_x input_x out_x max_index coordinates_x coefficients in_x out_y adaptive_sync_sdp_version AS_SDP_VER_0 AS_SDP_VER_1 AS_SDP_VER_2 vsc_packet_revision vsc_packet_undefined vsc_packet_rev1 vsc_packet_rev2 vsc_packet_rev3 vsc_packet_rev4 vsc_packet_rev5 ColorimetryRGBDP ColorimetryRGB_DP_sRGB ColorimetryRGB_DP_AdobeRGB ColorimetryRGB_DP_P3 ColorimetryRGB_DP_CustomColorProfile ColorimetryRGB_DP_ITU_R_BT2020RGB ColorimetryYCCDP ColorimetryYCC_DP_ITU601 ColorimetryYCC_DP_ITU709 ColorimetryYCC_DP_AdobeYCC ColorimetryYCC_DP_ITU2020YCC ColorimetryYCC_DP_ITU2020YCbCr asType dm_bl_data_point signal_level dm_acpi_atif_backlight_caps ac_level_percentage dc_level_percentage num_data_points abm_config_table crgb_thresh crgb_offset crgb_slope backlight_thresholds backlight_offsets ambient_thresholds_lux min_reduction max_reduction bright_pos_gain dark_pos_gain hybrid_factor contrast_factor deviation_gain min_knee max_knee iir_curve blRampReduction blRampStart abm_defines abm_defines_max_level abm_defines_max_config abm_parameters brightness_gain custom_backlight_profile iram_table_v_2 bright_neg_gain dark_neg_gain psr_state dmcu_mcp_interface_version dmcu_abm_feature_version dmcu_psr_feature_version dummy9 iram_table_v_2_2 config_no pr_config ram_table big_endian dmub_fw_meta dmub_rb_init_params dmub_srv_common_reg_offset DMCUB_CNTL DMCUB_MEM_CNTL DMCUB_SEC_CNTL DMCUB_INBOX0_SIZE DMCUB_INBOX0_RPTR DMCUB_INBOX0_WPTR DMCUB_INBOX1_BASE_ADDRESS DMCUB_INBOX1_SIZE DMCUB_INBOX1_RPTR DMCUB_INBOX1_WPTR DMCUB_OUTBOX0_BASE_ADDRESS DMCUB_OUTBOX0_SIZE DMCUB_OUTBOX0_RPTR DMCUB_OUTBOX0_WPTR DMCUB_OUTBOX1_BASE_ADDRESS DMCUB_OUTBOX1_SIZE DMCUB_OUTBOX1_RPTR DMCUB_OUTBOX1_WPTR DMCUB_REGION3_CW0_OFFSET DMCUB_REGION3_CW1_OFFSET DMCUB_REGION3_CW2_OFFSET DMCUB_REGION3_CW3_OFFSET DMCUB_REGION3_CW4_OFFSET DMCUB_REGION3_CW5_OFFSET DMCUB_REGION3_CW6_OFFSET DMCUB_REGION3_CW7_OFFSET DMCUB_REGION3_CW0_OFFSET_HIGH DMCUB_REGION3_CW1_OFFSET_HIGH DMCUB_REGION3_CW2_OFFSET_HIGH DMCUB_REGION3_CW3_OFFSET_HIGH DMCUB_REGION3_CW4_OFFSET_HIGH DMCUB_REGION3_CW5_OFFSET_HIGH DMCUB_REGION3_CW6_OFFSET_HIGH DMCUB_REGION3_CW7_OFFSET_HIGH DMCUB_REGION3_CW0_BASE_ADDRESS DMCUB_REGION3_CW1_BASE_ADDRESS DMCUB_REGION3_CW2_BASE_ADDRESS DMCUB_REGION3_CW3_BASE_ADDRESS DMCUB_REGION3_CW4_BASE_ADDRESS DMCUB_REGION3_CW5_BASE_ADDRESS DMCUB_REGION3_CW6_BASE_ADDRESS DMCUB_REGION3_CW7_BASE_ADDRESS DMCUB_REGION3_CW0_TOP_ADDRESS DMCUB_REGION3_CW1_TOP_ADDRESS DMCUB_REGION3_CW2_TOP_ADDRESS DMCUB_REGION3_CW3_TOP_ADDRESS DMCUB_REGION3_CW4_TOP_ADDRESS DMCUB_REGION3_CW5_TOP_ADDRESS DMCUB_REGION3_CW6_TOP_ADDRESS DMCUB_REGION3_CW7_TOP_ADDRESS DMCUB_REGION4_OFFSET DMCUB_REGION4_OFFSET_HIGH DMCUB_REGION4_TOP_ADDRESS DMCUB_REGION5_OFFSET DMCUB_REGION5_OFFSET_HIGH DMCUB_REGION5_TOP_ADDRESS DMCUB_SCRATCH0 DMCUB_SCRATCH1 DMCUB_SCRATCH2 DMCUB_SCRATCH3 DMCUB_SCRATCH4 DMCUB_SCRATCH5 DMCUB_SCRATCH6 DMCUB_SCRATCH7 DMCUB_SCRATCH8 DMCUB_SCRATCH9 DMCUB_SCRATCH10 DMCUB_SCRATCH11 DMCUB_SCRATCH12 DMCUB_SCRATCH13 DMCUB_SCRATCH14 DMCUB_GPINT_DATAIN1 CC_DC_PIPE_DIS MMHUBBUB_SOFT_RESET DMCUB_INTERRUPT_ACK DMCUB_TIMER_CURRENT DMCUB_INST_FETCH_FAULT_ADDR DMCUB_UNDEFINED_ADDRESS_FAULT_ADDR DMCUB_DATA_WRITE_FAULT_ADDR dmub_srv_common_reg_shift DMCUB_CNTL__DMCUB_ENABLE DMCUB_CNTL__DMCUB_SOFT_RESET DMCUB_CNTL__DMCUB_TRACEPORT_EN DMCUB_MEM_CNTL__DMCUB_MEM_READ_SPACE DMCUB_MEM_CNTL__DMCUB_MEM_WRITE_SPACE DMCUB_SEC_CNTL__DMCUB_SEC_RESET DMCUB_SEC_CNTL__DMCUB_MEM_UNIT_ID DMCUB_SEC_CNTL__DMCUB_SEC_RESET_STATUS DMCUB_REGION3_CW0_TOP_ADDRESS__DMCUB_REGION3_CW0_TOP_ADDRESS DMCUB_REGION3_CW0_TOP_ADDRESS__DMCUB_REGION3_CW0_ENABLE DMCUB_REGION3_CW1_TOP_ADDRESS__DMCUB_REGION3_CW1_TOP_ADDRESS DMCUB_REGION3_CW1_TOP_ADDRESS__DMCUB_REGION3_CW1_ENABLE DMCUB_REGION3_CW2_TOP_ADDRESS__DMCUB_REGION3_CW2_TOP_ADDRESS DMCUB_REGION3_CW2_TOP_ADDRESS__DMCUB_REGION3_CW2_ENABLE DMCUB_REGION3_CW3_TOP_ADDRESS__DMCUB_REGION3_CW3_TOP_ADDRESS DMCUB_REGION3_CW3_TOP_ADDRESS__DMCUB_REGION3_CW3_ENABLE DMCUB_REGION3_CW4_TOP_ADDRESS__DMCUB_REGION3_CW4_TOP_ADDRESS DMCUB_REGION3_CW4_TOP_ADDRESS__DMCUB_REGION3_CW4_ENABLE DMCUB_REGION3_CW5_TOP_ADDRESS__DMCUB_REGION3_CW5_TOP_ADDRESS DMCUB_REGION3_CW5_TOP_ADDRESS__DMCUB_REGION3_CW5_ENABLE DMCUB_REGION3_CW6_TOP_ADDRESS__DMCUB_REGION3_CW6_TOP_ADDRESS DMCUB_REGION3_CW6_TOP_ADDRESS__DMCUB_REGION3_CW6_ENABLE DMCUB_REGION3_CW7_TOP_ADDRESS__DMCUB_REGION3_CW7_TOP_ADDRESS DMCUB_REGION3_CW7_TOP_ADDRESS__DMCUB_REGION3_CW7_ENABLE DMCUB_REGION4_TOP_ADDRESS__DMCUB_REGION4_TOP_ADDRESS DMCUB_REGION4_TOP_ADDRESS__DMCUB_REGION4_ENABLE DMCUB_REGION5_TOP_ADDRESS__DMCUB_REGION5_TOP_ADDRESS DMCUB_REGION5_TOP_ADDRESS__DMCUB_REGION5_ENABLE CC_DC_PIPE_DIS__DC_DMCUB_ENABLE MMHUBBUB_SOFT_RESET__DMUIF_SOFT_RESET DCN_VM_FB_LOCATION_BASE__FB_BASE DCN_VM_FB_OFFSET__FB_OFFSET DMCUB_INTERRUPT_ACK__DMCUB_OUTBOX0_READY_INT_ACK dmub_srv_common_reg_mask dmub_srv_dcn31_reg_offset DMCUB_CNTL2 DMCUB_GPINT_DATAOUT DMCUB_INTERRUPT_ENABLE dmub_srv_dcn31_reg_shift DMCUB_CNTL2__DMCUB_SOFT_RESET DMCUB_INBOX0_WPTR__DMCUB_INBOX0_WPTR DMCUB_INTERRUPT_ENABLE__DMCUB_GPINT_IH_INT_EN DMCUB_INTERRUPT_ACK__DMCUB_GPINT_IH_INT_ACK DMCUB_CNTL__DMCUB_PWAIT_MODE_STATUS dmub_srv_dcn31_reg_mask dmub_srv_dcn32_reg_offset DMCUB_SCRATCH16 DMCUB_SCRATCH17 DMCUB_SCRATCH18 DMCUB_SCRATCH19 DMCUB_SCRATCH20 DMCUB_SCRATCH21 DMCUB_SCRATCH22 DMCUB_SCRATCH23 DMCUB_GPINT_DATAIN0 DMCUB_REGION3_TMR_AXI_SPACE dmub_srv_dcn32_reg_shift DMCUB_REGION3_TMR_AXI_SPACE__DMCUB_REGION3_TMR_AXI_SPACE dmub_srv_dcn32_reg_mask dmub_srv_dcn35_reg_offset DMCUB_REGION6_OFFSET DMCUB_REGION6_OFFSET_HIGH DMCUB_REGION6_TOP_ADDRESS dmub_srv_dcn35_reg_shift DMCUB_REGION6_TOP_ADDRESS__DMCUB_REGION6_TOP_ADDRESS DMCUB_REGION6_TOP_ADDRESS__DMCUB_REGION6_ENABLE DMU_CLK_CNTL__LONO_DISPCLK_GATE_DISABLE DMU_CLK_CNTL__LONO_SOCCLK_GATE_DISABLE DMU_CLK_CNTL__LONO_DMCUBCLK_GATE_DISABLE dmub_srv_dcn35_reg_mask dmub_srv_dcn401_reg_offset DMCUB_INTERRUPT_STATUS DMCUB_REG_INBOX0_RDY DMCUB_REG_INBOX0_MSG0 DMCUB_REG_INBOX0_MSG1 DMCUB_REG_INBOX0_MSG2 DMCUB_REG_INBOX0_MSG3 DMCUB_REG_INBOX0_MSG4 DMCUB_REG_INBOX0_MSG5 DMCUB_REG_INBOX0_MSG6 DMCUB_REG_INBOX0_MSG7 DMCUB_REG_INBOX0_MSG8 DMCUB_REG_INBOX0_MSG9 DMCUB_REG_INBOX0_MSG10 DMCUB_REG_INBOX0_MSG11 DMCUB_REG_INBOX0_MSG12 DMCUB_REG_INBOX0_MSG13 DMCUB_REG_INBOX0_MSG14 DMCUB_REG_INBOX0_RSP DMCUB_REG_OUTBOX0_RDY DMCUB_REG_OUTBOX0_MSG0 DMCUB_REG_OUTBOX0_RSP HOST_INTERRUPT_CSR dmub_srv_dcn401_reg_shift DMCUB_INTERRUPT_STATUS__DMCUB_REG_OUTBOX0_RSP_INT_STAT HOST_INTERRUPT_CSR__HOST_REG_INBOX0_RSP_INT_ACK HOST_INTERRUPT_CSR__HOST_REG_INBOX0_RSP_INT_STAT HOST_INTERRUPT_CSR__HOST_REG_INBOX0_RSP_INT_EN HOST_INTERRUPT_CSR__HOST_REG_OUTBOX0_RDY_INT_ACK HOST_INTERRUPT_CSR__HOST_REG_OUTBOX0_RDY_INT_STAT HOST_INTERRUPT_CSR__HOST_REG_OUTBOX0_RDY_INT_EN dmub_srv_dcn401_reg_mask dmub_srv_power_state with_reply window_sizes dmub_out_cmd_type DMUB_OUT_CMD__NULL DMUB_OUT_CMD__DP_AUX_REPLY DMUB_OUT_CMD__DP_HPD_NOTIFY DMUB_OUT_CMD__SET_CONFIG_REPLY DMUB_OUT_CMD__DPIA_NOTIFICATION DMUB_OUT_CMD__HPD_SENSE_NOTIFY DMUB_OUT_CMD__FUSED_IO aux_reply_control_data dmub_rb_cmd_dp_aux_reply dp_hpd_type DP_HPD DP_IRQ dp_hpd_data hpd_type dmub_rb_cmd_dp_hpd_notify hpd_data set_config_reply_control_data dmub_rb_cmd_dp_set_config_reply set_config_reply_control dmub_rb_cmd_hpd_sense_notify dmub_rb_out_cmd dp_aux_reply dp_hpd_notify set_config_reply dpia_notify_bw_alloc_status DPIA_BW_REQ_FAILED DPIA_BW_REQ_SUCCESS DPIA_EST_BW_CHANGED DPIA_BW_ALLOC_CAPS_CHANGED dmub_reg_value_masks rptr_offset outbox0 outbox1 wptr_offset inbox1 cw2 cw3 cw4 cw5 cw6 region6 cw0 cw1 dmub_fw_boot_status_bit DMUB_FW_BOOT_STATUS_BIT_DAL_FIRMWARE DMUB_FW_BOOT_STATUS_BIT_MAILBOX_READY DMUB_FW_BOOT_STATUS_BIT_OPTIMIZED_INIT_DONE DMUB_FW_BOOT_STATUS_BIT_RESTORE_REQUIRED DMUB_FW_BOOT_STATUS_BIT_DEFERRED_LOADED DMUB_FW_BOOT_STATUS_BIT_FAMS_ENABLED DMUB_FW_BOOT_STATUS_BIT_DETECTION_REQUIRED DMUB_FW_BOOT_STATUS_BIT_HW_POWER_INIT_DONE DMUB_FW_BOOT_STATUS_BIT_ONO_REGIONS_ENABLED mod_hdcp_initial_state_id HDCP_UNINITIALIZED HDCP_INITIAL_STATE_START HDCP_INITIALIZED HDCP_CP_NOT_DESIRED HDCP_INITIAL_STATE_END mod_hdcp_hdcp1_state_id HDCP1_STATE_START H1_A0_WAIT_FOR_ACTIVE_RX H1_A1_EXCHANGE_KSVS H1_A2_COMPUTATIONS_A3_VALIDATE_RX_A6_TEST_FOR_REPEATER H1_A45_AUTHENTICATED H1_A8_WAIT_FOR_READY H1_A9_READ_KSV_LIST HDCP1_STATE_END mod_hdcp_hdcp1_dp_state_id HDCP1_DP_STATE_START D1_A0_DETERMINE_RX_HDCP_CAPABLE D1_A1_EXCHANGE_KSVS D1_A23_WAIT_FOR_R0_PRIME D1_A2_COMPUTATIONS_A3_VALIDATE_RX_A5_TEST_FOR_REPEATER D1_A4_AUTHENTICATED D1_A6_WAIT_FOR_READY D1_A7_READ_KSV_LIST HDCP1_DP_STATE_END mod_hdcp_hdcp2_state_id HDCP2_STATE_START H2_A0_KNOWN_HDCP2_CAPABLE_RX H2_A1_SEND_AKE_INIT H2_A1_VALIDATE_AKE_CERT H2_A1_SEND_NO_STORED_KM H2_A1_READ_H_PRIME H2_A1_READ_PAIRING_INFO_AND_VALIDATE_H_PRIME H2_A1_SEND_STORED_KM H2_A1_VALIDATE_H_PRIME H2_A2_LOCALITY_CHECK H2_A3_EXCHANGE_KS_AND_TEST_FOR_REPEATER H2_ENABLE_ENCRYPTION H2_A5_AUTHENTICATED H2_A6_WAIT_FOR_RX_ID_LIST H2_A78_VERIFY_RX_ID_LIST_AND_SEND_ACK H2_A9_SEND_STREAM_MANAGEMENT H2_A9_VALIDATE_STREAM_READY HDCP2_STATE_END mod_hdcp_ddc_message_id MOD_HDCP_MESSAGE_ID_INVALID MOD_HDCP_MESSAGE_ID_READ_BKSV MOD_HDCP_MESSAGE_ID_READ_RI_R0 MOD_HDCP_MESSAGE_ID_WRITE_AKSV MOD_HDCP_MESSAGE_ID_WRITE_AINFO MOD_HDCP_MESSAGE_ID_WRITE_AN MOD_HDCP_MESSAGE_ID_READ_VH_X MOD_HDCP_MESSAGE_ID_READ_VH_0 MOD_HDCP_MESSAGE_ID_READ_VH_1 MOD_HDCP_MESSAGE_ID_READ_VH_2 MOD_HDCP_MESSAGE_ID_READ_VH_3 MOD_HDCP_MESSAGE_ID_READ_VH_4 MOD_HDCP_MESSAGE_ID_READ_BCAPS MOD_HDCP_MESSAGE_ID_READ_BSTATUS MOD_HDCP_MESSAGE_ID_READ_KSV_FIFO MOD_HDCP_MESSAGE_ID_READ_BINFO MOD_HDCP_MESSAGE_ID_HDCP2VERSION MOD_HDCP_MESSAGE_ID_RX_CAPS MOD_HDCP_MESSAGE_ID_WRITE_AKE_INIT MOD_HDCP_MESSAGE_ID_READ_AKE_SEND_CERT MOD_HDCP_MESSAGE_ID_WRITE_AKE_NO_STORED_KM MOD_HDCP_MESSAGE_ID_WRITE_AKE_STORED_KM MOD_HDCP_MESSAGE_ID_READ_AKE_SEND_H_PRIME MOD_HDCP_MESSAGE_ID_READ_AKE_SEND_PAIRING_INFO MOD_HDCP_MESSAGE_ID_WRITE_LC_INIT MOD_HDCP_MESSAGE_ID_READ_LC_SEND_L_PRIME MOD_HDCP_MESSAGE_ID_WRITE_SKE_SEND_EKS MOD_HDCP_MESSAGE_ID_READ_REPEATER_AUTH_SEND_RECEIVERID_LIST MOD_HDCP_MESSAGE_ID_READ_REPEATER_AUTH_SEND_RECEIVERID_LIST_PART2 MOD_HDCP_MESSAGE_ID_WRITE_REPEATER_AUTH_SEND_ACK MOD_HDCP_MESSAGE_ID_WRITE_REPEATER_AUTH_STREAM_MANAGE MOD_HDCP_MESSAGE_ID_READ_REPEATER_AUTH_STREAM_READY MOD_HDCP_MESSAGE_ID_READ_RXSTATUS MOD_HDCP_MESSAGE_ID_WRITE_CONTENT_STREAM_TYPE MOD_HDCP_MESSAGE_ID_MAX mod_hdcp_hdcp2_dp_state_id HDCP2_DP_STATE_START D2_A0_DETERMINE_RX_HDCP_CAPABLE D2_A1_SEND_AKE_INIT D2_A1_VALIDATE_AKE_CERT D2_A1_SEND_NO_STORED_KM D2_A1_READ_H_PRIME D2_A1_READ_PAIRING_INFO_AND_VALIDATE_H_PRIME D2_A1_SEND_STORED_KM D2_A1_VALIDATE_H_PRIME D2_A2_LOCALITY_CHECK D2_A34_EXCHANGE_KS_AND_TEST_FOR_REPEATER D2_SEND_CONTENT_STREAM_TYPE D2_ENABLE_ENCRYPTION D2_A5_AUTHENTICATED D2_A6_WAIT_FOR_RX_ID_LIST D2_A78_VERIFY_RX_ID_LIST_AND_SEND_ACK D2_A9_SEND_STREAM_MANAGEMENT D2_A9_VALIDATE_STREAM_READY HDCP2_DP_STATE_END HDCP_STATE_END ta_dtm_hdcp_version_max_supported TA_DTM_HDCP_VERSION_MAX_SUPPORTED__NONE TA_DTM_HDCP_VERSION_MAX_SUPPORTED__1_x TA_DTM_HDCP_VERSION_MAX_SUPPORTED__2_0 TA_DTM_HDCP_VERSION_MAX_SUPPORTED__2_1 TA_DTM_HDCP_VERSION_MAX_SUPPORTED__2_2 TA_DTM_HDCP_VERSION_MAX_SUPPORTED__2_3 ta_hdcp2_hdcp2_msg_id_max_size TA_HDCP_HDCP2_MSG_ID_MAX_SIZE__NULL_MESSAGE TA_HDCP_HDCP2_MSG_ID_MAX_SIZE__AKE_INIT TA_HDCP_HDCP2_MSG_ID_MAX_SIZE__AKE_SEND_CERT TA_HDCP_HDCP2_MSG_ID_MAX_SIZE__AKE_NO_STORED_KM TA_HDCP_HDCP2_MSG_ID_MAX_SIZE__AKE_STORED_KM TA_HDCP_HDCP2_MSG_ID_MAX_SIZE__AKE_SEND_RRX TA_HDCP_HDCP2_MSG_ID_MAX_SIZE__AKE_SEND_H_PRIME TA_HDCP_HDCP2_MSG_ID_MAX_SIZE__AKE_SEND_PAIRING_INFO TA_HDCP_HDCP2_MSG_ID_MAX_SIZE__LC_INIT TA_HDCP_HDCP2_MSG_ID_MAX_SIZE__LC_SEND_L_PRIME TA_HDCP_HDCP2_MSG_ID_MAX_SIZE__SKE_SEND_EKS TA_HDCP_HDCP2_MSG_ID_MAX_SIZE__REPEATERAUTH_SEND_RECEIVERID_LIST TA_HDCP_HDCP2_MSG_ID_MAX_SIZE__RTT_READY TA_HDCP_HDCP2_MSG_ID_MAX_SIZE__RTT_CHALLENGE TA_HDCP_HDCP2_MSG_ID_MAX_SIZE__REPEATERAUTH_SEND_RACK TA_HDCP_HDCP2_MSG_ID_MAX_SIZE__REPEATERAUTH_STREAM_MANAGE TA_HDCP_HDCP2_MSG_ID_MAX_SIZE__REPEATERAUTH_STREAM_READY TA_HDCP_HDCP2_MSG_ID_MAX_SIZE__RECEIVER_AUTH_STATUS TA_HDCP_HDCP2_MSG_ID_MAX_SIZE__AKE_TRANSMITTER_INFO TA_HDCP_HDCP2_MSG_ID_MAX_SIZE__AKE_RECEIVER_INFO TA_HDCP_HDCP2_MSG_ID_MAX_SIZE__SIGNAL_CONTENT_STREAM_TYPE_DP mod_hdcp_trans_input_result PASS FAIL mod_hdcp_event_context rx_id_list_ready unexpected_event link_adjust display_adjust event_ctx mod_hdcp_action Calculate256BBlockSizes CalculateBytePerPixelAnd256BBlockSizes CalculateDCFCLKDeepSleepTdlut CalculateMinAndMaxPrefetchMode CalculateUnboundedRequestAndCompressedBufferSize CheckGlobalPrefetchAdmissibility DisplayPipeConfiguration IsVertical ModeSupportAndSystemConfiguration __amdgpu_eeprom_xfer __amdgpu_ras_convert_rec_array_from_rom __amdgpu_ras_eeprom_read __amdgpu_ras_eeprom_write __amdgpu_ras_feature_enable __amdgpu_ras_restore_bad_pages __amdgpu_xcp_switch_partition_mode __aqua_vanjaram_get_xcp_ip_info __aqua_vanjaram_is_valid_mode __bpf_trace_amdgpu_bo_create __bpf_trace_amdgpu_bo_list_set __bpf_trace_amdgpu_bo_move __bpf_trace_amdgpu_cleaner_shader __bpf_trace_amdgpu_cs __bpf_trace_amdgpu_cs_bo_status __bpf_trace_amdgpu_cs_ioctl __bpf_trace_amdgpu_dc_performance __bpf_trace_amdgpu_dc_reg_template __bpf_trace_amdgpu_device_rreg __bpf_trace_amdgpu_device_wreg __bpf_trace_amdgpu_dm_atomic_check_finish __bpf_trace_amdgpu_dm_atomic_state_template __bpf_trace_amdgpu_dm_connector_atomic_check __bpf_trace_amdgpu_dm_crtc_atomic_check __bpf_trace_amdgpu_dm_dc_clocks_state __bpf_trace_amdgpu_dm_dc_pipe_state __bpf_trace_amdgpu_dm_dce_clocks_state __bpf_trace_amdgpu_dm_plane_state_template __bpf_trace_amdgpu_dmub_trace_high_irq __bpf_trace_amdgpu_ib_pipe_sync __bpf_trace_amdgpu_isolation __bpf_trace_amdgpu_iv __bpf_trace_amdgpu_pasid __bpf_trace_amdgpu_refresh_rate_track __bpf_trace_amdgpu_reset_reg_dumps __bpf_trace_amdgpu_sched_run_job __bpf_trace_amdgpu_vm_bo_map __bpf_trace_amdgpu_vm_bo_unmap __bpf_trace_amdgpu_vm_copy_ptes __bpf_trace_amdgpu_vm_flush __bpf_trace_amdgpu_vm_grab_id __bpf_trace_amdgpu_vm_mapping __bpf_trace_amdgpu_vm_set_ptes __bpf_trace_amdgpu_vm_update_ptes __bpf_trace_dcn_fpu __bpf_trace_dcn_optc_lock_unlock_state __drm_lut_to_dc_gamma __get_eeprom_i2c_addr __is_lut_linear __is_ras_eeprom_supported __read_table_ras_info __set_input_tf __set_output_tf __smu_cmn_reg_print_error __traceiter_amdgpu_bo_create __traceiter_amdgpu_bo_list_set __traceiter_amdgpu_bo_move __traceiter_amdgpu_cleaner_shader __traceiter_amdgpu_cs __traceiter_amdgpu_cs_bo_status __traceiter_amdgpu_cs_ioctl __traceiter_amdgpu_dc_performance __traceiter_amdgpu_dc_rreg __traceiter_amdgpu_dc_wreg __traceiter_amdgpu_device_rreg __traceiter_amdgpu_device_wreg __traceiter_amdgpu_dm_atomic_check_begin __traceiter_amdgpu_dm_atomic_check_finish __traceiter_amdgpu_dm_atomic_commit_tail_begin __traceiter_amdgpu_dm_atomic_commit_tail_finish __traceiter_amdgpu_dm_atomic_state_template __traceiter_amdgpu_dm_atomic_update_cursor __traceiter_amdgpu_dm_connector_atomic_check __traceiter_amdgpu_dm_crtc_atomic_check __traceiter_amdgpu_dm_dc_clocks_state __traceiter_amdgpu_dm_dc_pipe_state __traceiter_amdgpu_dm_dce_clocks_state __traceiter_amdgpu_dm_plane_atomic_check __traceiter_amdgpu_dmub_trace_high_irq __traceiter_amdgpu_ib_pipe_sync __traceiter_amdgpu_isolation __traceiter_amdgpu_iv __traceiter_amdgpu_pasid_allocated __traceiter_amdgpu_pasid_freed __traceiter_amdgpu_refresh_rate_track __traceiter_amdgpu_reset_reg_dumps __traceiter_amdgpu_sched_run_job __traceiter_amdgpu_vm_bo_cs __traceiter_amdgpu_vm_bo_map __traceiter_amdgpu_vm_bo_mapping __traceiter_amdgpu_vm_bo_unmap __traceiter_amdgpu_vm_bo_update __traceiter_amdgpu_vm_copy_ptes __traceiter_amdgpu_vm_flush __traceiter_amdgpu_vm_grab_id __traceiter_amdgpu_vm_set_ptes __traceiter_amdgpu_vm_update_ptes __traceiter_dcn_fpu __traceiter_dcn_optc_lock_unlock_state __verify_ras_table_checksum __write_table_header __write_table_ras_info _do_calc_rc_params aca_bank_check_error_codes aca_bank_info_decode aca_banks_add_bank aca_banks_generate_cper aca_banks_release aca_banks_update aca_debug_mode_fops_open aca_dump_ce_open aca_dump_ce_show aca_dump_ue_open aca_dump_ue_show aca_error_cache_log_bank_error aca_log_aca_error aca_smu_get_valid_aca_bank aca_smu_get_valid_aca_count aca_smu_parse_error_code aca_smu_set_debug_mode aca_sysfs_read acoustic_limit_threshold_show acoustic_limit_threshold_store acoustic_limit_threshold_visible acoustic_target_threshold_show acoustic_target_threshold_store acoustic_target_threshold_visible acp_genpd_add_device acp_genpd_remove_device acp_hw_fini acp_hw_init acp_is_idle acp_poweroff acp_poweron acp_quirk_cb acp_resume acp_set_clockgating_state acp_set_powergating_state acp_suspend acp_sw_fini acp_sw_init acquire_i2c_hw_engine acquire_otg_master_pipe_for_stream acquire_psp_cmd_buf acquire_resource_from_hw_enabled_state add_all_planes_for_stream add_dio_link_enc_to_ctx add_display_to_topology_v2 add_display_to_topology_v3 add_fs_modes add_kgd_mem_to_kfd_bo_list add_link_enc_assignment add_queue_mes adjust_colour_depth_from_display_info adjust_display_pll_v2 adjust_display_pll_v3 adjust_hotspot_between_slices_for_2x_magnify afmt31_construct afmt31_powerdown afmt31_poweron afmt3_audio_info_immediate_update afmt3_audio_mute_control afmt3_construct afmt3_se_audio_setup afmt3_setup_dp_audio afmt3_setup_hdmi_audio aldebaran_async_reset aldebaran_emit_clk_levels aldebaran_force_clk_levels aldebaran_get_allowed_feature_mask aldebaran_get_bamaco_support aldebaran_get_current_clk_freq_by_table aldebaran_get_ecc_info aldebaran_get_gpu_metrics aldebaran_get_power_limit aldebaran_get_reset_handler aldebaran_get_smu_metrics_data aldebaran_get_thermal_temperature_range aldebaran_get_unique_id aldebaran_i2c_control_fini aldebaran_i2c_control_init aldebaran_i2c_func aldebaran_i2c_xfer aldebaran_init_smc_tables aldebaran_is_dpm_running aldebaran_is_mode1_reset_supported aldebaran_is_mode2_reset_supported aldebaran_log_thermal_throttling_event aldebaran_mode1_reset aldebaran_mode2_perform_reset aldebaran_mode2_prepare_hwcontext aldebaran_mode2_restore_hwcontext aldebaran_mode2_restore_ip aldebaran_populate_umd_state_clk aldebaran_read_sensor aldebaran_reg_base_init aldebaran_reset_fini aldebaran_reset_init aldebaran_select_plpd_policy aldebaran_send_hbm_bad_channel_flag aldebaran_set_default_dpm_table aldebaran_set_df_cstate aldebaran_set_mp1_state aldebaran_set_performance_level aldebaran_set_power_limit aldebaran_set_ppt_funcs aldebaran_set_soft_freq_limited_range aldebaran_setup_pptable aldebaran_smu_handle_passthrough_sbr aldebaran_smu_send_hbm_bad_page_num aldebaran_system_features_control aldebaran_upload_dpm_level aldebaran_usr_edit_dpm_table all_timings_support_svp allocate_doorbell allocate_hiq_mqd allocate_mst_payload allocate_sdma_mqd allocate_sdma_queue allocate_usb4_bandwidth_for_stream allocate_vmid allow_edp_hotplug_detection_fops_open allow_edp_hotplug_detection_get allow_edp_hotplug_detection_set amd_acp_hw_init amd_sriov_msg_checksum amdgpu_aca_add_handle amdgpu_aca_fini amdgpu_aca_get_error_data amdgpu_aca_init amdgpu_aca_is_enabled amdgpu_aca_remove_handle amdgpu_aca_reset amdgpu_aca_set_smu_funcs amdgpu_aca_smu_debug_mode_set amdgpu_aca_smu_debugfs_init amdgpu_aca_smu_set_debug_mode amdgpu_acpi_detect amdgpu_acpi_dev_init amdgpu_acpi_enumerate_xcc amdgpu_acpi_event amdgpu_acpi_fini amdgpu_acpi_get_backlight_caps amdgpu_acpi_get_mem_info amdgpu_acpi_get_numa_info amdgpu_acpi_get_tmr_info amdgpu_acpi_init amdgpu_acpi_is_pcie_performance_request_supported amdgpu_acpi_is_power_shift_control_supported amdgpu_acpi_is_s0ix_active amdgpu_acpi_is_s3_active amdgpu_acpi_pcie_notify_device_ready amdgpu_acpi_pcie_performance_request amdgpu_acpi_power_shift_control amdgpu_acpi_release amdgpu_acpi_should_gpu_reset amdgpu_acpi_smart_shift_update amdgpu_acpi_vfct_bios amdgpu_add_thermal_controller amdgpu_afmt_calc_cts amdgpu_allocate_static_csa amdgpu_amdkfd_add_gws_to_process amdgpu_amdkfd_alloc_gtt_mem amdgpu_amdkfd_alloc_gws amdgpu_amdkfd_block_mmu_notifications amdgpu_amdkfd_bo_mapped_to_dev amdgpu_amdkfd_bo_validate amdgpu_amdkfd_bo_validate_and_fence amdgpu_amdkfd_check_and_lock_kfd amdgpu_amdkfd_compute_active amdgpu_amdkfd_config_sq_perfmon amdgpu_amdkfd_criu_resume amdgpu_amdkfd_debug_mem_fence amdgpu_amdkfd_device_fini_sw amdgpu_amdkfd_device_init amdgpu_amdkfd_device_probe amdgpu_amdkfd_drm_client_create amdgpu_amdkfd_evict_userptr amdgpu_amdkfd_fence_create amdgpu_amdkfd_fini amdgpu_amdkfd_free_gtt_mem amdgpu_amdkfd_free_gws amdgpu_amdkfd_get_available_memory amdgpu_amdkfd_get_dmabuf_info amdgpu_amdkfd_get_fw_version amdgpu_amdkfd_get_gpu_clock_counter amdgpu_amdkfd_get_local_mem_info amdgpu_amdkfd_get_max_engine_clock_in_mhz amdgpu_amdkfd_get_pcie_bandwidth_mbytes amdgpu_amdkfd_get_tile_config amdgpu_amdkfd_gpu_reset amdgpu_amdkfd_gpuvm_acquire_process_vm amdgpu_amdkfd_gpuvm_alloc_memory_of_gpu amdgpu_amdkfd_gpuvm_destroy_cb amdgpu_amdkfd_gpuvm_dmaunmap_mem amdgpu_amdkfd_gpuvm_export_dmabuf amdgpu_amdkfd_gpuvm_free_memory_of_gpu amdgpu_amdkfd_gpuvm_get_process_page_dir amdgpu_amdkfd_gpuvm_get_vm_fault_info amdgpu_amdkfd_gpuvm_import_dmabuf_fd amdgpu_amdkfd_gpuvm_init_mem_limits amdgpu_amdkfd_gpuvm_map_gtt_bo_to_kernel amdgpu_amdkfd_gpuvm_map_memory_to_gpu amdgpu_amdkfd_gpuvm_restore_process_bos amdgpu_amdkfd_gpuvm_sync_memory amdgpu_amdkfd_gpuvm_unmap_gtt_bo_from_kernel amdgpu_amdkfd_gpuvm_unmap_memory_from_gpu amdgpu_amdkfd_have_atomics_support amdgpu_amdkfd_init amdgpu_amdkfd_interrupt amdgpu_amdkfd_is_fed amdgpu_amdkfd_is_kfd_vmid amdgpu_amdkfd_map_gtt_bo_to_gart amdgpu_amdkfd_post_reset amdgpu_amdkfd_pre_reset amdgpu_amdkfd_ras_pasid_poison_consumption_handler amdgpu_amdkfd_ras_poison_consumption_handler amdgpu_amdkfd_release_notify amdgpu_amdkfd_remove_all_eviction_fences amdgpu_amdkfd_remove_gws_from_process amdgpu_amdkfd_reserve_mem_limit amdgpu_amdkfd_reserve_system_mem amdgpu_amdkfd_reset_work amdgpu_amdkfd_restore_userptr_worker amdgpu_amdkfd_resume amdgpu_amdkfd_send_close_event_drain_irq amdgpu_amdkfd_set_compute_idle amdgpu_amdkfd_start_sched amdgpu_amdkfd_stop_sched amdgpu_amdkfd_submit_ib amdgpu_amdkfd_suspend amdgpu_amdkfd_unlock_kfd amdgpu_amdkfd_unmap_hiq amdgpu_amdkfd_unreserve_mem_limit amdgpu_amdkfd_validate_vm_bo amdgpu_amdkfd_xcp_memory_size amdgpu_atif_handler amdgpu_atif_query_backlight_caps amdgpu_atif_verify_interface amdgpu_atom_asic_init amdgpu_atom_destroy amdgpu_atom_execute_table amdgpu_atom_execute_table_locked amdgpu_atom_parse amdgpu_atom_parse_cmd_header amdgpu_atom_parse_data_header amdgpu_atombios_allocate_fb_scratch amdgpu_atombios_copy_swap amdgpu_atombios_crtc_adjust_pll amdgpu_atombios_crtc_blank amdgpu_atombios_crtc_enable amdgpu_atombios_crtc_lock amdgpu_atombios_crtc_overscan_setup amdgpu_atombios_crtc_powergate amdgpu_atombios_crtc_powergate_init amdgpu_atombios_crtc_prepare_pll amdgpu_atombios_crtc_program_pll amdgpu_atombios_crtc_program_ss amdgpu_atombios_crtc_scaler_setup amdgpu_atombios_crtc_set_dce_clock amdgpu_atombios_crtc_set_disp_eng_pll amdgpu_atombios_crtc_set_dtd_timing amdgpu_atombios_crtc_set_pll amdgpu_atombios_dp_aux_init amdgpu_atombios_dp_aux_transfer amdgpu_atombios_dp_get_adjust_train amdgpu_atombios_dp_get_dp_link_config amdgpu_atombios_dp_get_dpcd amdgpu_atombios_dp_get_panel_mode amdgpu_atombios_dp_get_sinktype amdgpu_atombios_dp_link_train amdgpu_atombios_dp_link_train_cr amdgpu_atombios_dp_mode_valid_helper amdgpu_atombios_dp_needs_link_train amdgpu_atombios_dp_set_link_config amdgpu_atombios_dp_set_rx_power_state amdgpu_atombios_encoder_dac_detect amdgpu_atombios_encoder_dig_detect amdgpu_atombios_encoder_dpms amdgpu_atombios_encoder_fini_backlight amdgpu_atombios_encoder_get_backlight_brightness amdgpu_atombios_encoder_get_backlight_level amdgpu_atombios_encoder_get_backlight_level_from_reg amdgpu_atombios_encoder_get_dig_info amdgpu_atombios_encoder_get_encoder_mode amdgpu_atombios_encoder_get_lcd_info amdgpu_atombios_encoder_init_backlight amdgpu_atombios_encoder_init_dig amdgpu_atombios_encoder_is_digital amdgpu_atombios_encoder_mode_fixup amdgpu_atombios_encoder_set_backlight_level amdgpu_atombios_encoder_set_backlight_level_to_reg amdgpu_atombios_encoder_set_bios_scratch_regs amdgpu_atombios_encoder_set_crtc_source amdgpu_atombios_encoder_set_edp_panel_power amdgpu_atombios_encoder_setup_dac amdgpu_atombios_encoder_setup_dig amdgpu_atombios_encoder_setup_dig_encoder amdgpu_atombios_encoder_setup_dig_transmitter amdgpu_atombios_encoder_setup_dvo amdgpu_atombios_encoder_setup_ext_encoder_ddc amdgpu_atombios_encoder_setup_external_encoder amdgpu_atombios_encoder_update_backlight_status amdgpu_atombios_fini amdgpu_atombios_get_asic_ss_info amdgpu_atombios_get_clock_dividers amdgpu_atombios_get_clock_info amdgpu_atombios_get_connector_info_from_object_table amdgpu_atombios_get_data_table amdgpu_atombios_get_gfx_info amdgpu_atombios_get_igp_ss_overrides amdgpu_atombios_get_vbios_version amdgpu_atombios_get_vram_width amdgpu_atombios_has_dce_engine_info amdgpu_atombios_has_gpu_virtualization_table amdgpu_atombios_i2c_channel_trans amdgpu_atombios_i2c_func amdgpu_atombios_i2c_init amdgpu_atombios_i2c_process_i2c_ch amdgpu_atombios_i2c_xfer amdgpu_atombios_init amdgpu_atombios_lookup_gpio amdgpu_atombios_oem_i2c_init amdgpu_atombios_scratch_need_asic_init amdgpu_atombios_scratch_regs_engine_hung amdgpu_atombios_scratch_regs_lock amdgpu_atombios_scratch_regs_set_backlight_level amdgpu_atombios_sysfs_init amdgpu_atomfirmware_allocate_fb_scratch amdgpu_atomfirmware_asic_init amdgpu_atomfirmware_dynamic_boot_config_supported amdgpu_atomfirmware_get_clock_info amdgpu_atomfirmware_get_fw_reserved_fb_size amdgpu_atomfirmware_get_gfx_info amdgpu_atomfirmware_get_vram_info amdgpu_atomfirmware_gpu_virtualization_supported amdgpu_atomfirmware_mem_ecc_supported amdgpu_atomfirmware_mem_training_supported amdgpu_atomfirmware_query_firmware_capability amdgpu_atomfirmware_ras_rom_addr amdgpu_atomfirmware_scratch_regs_init amdgpu_atomfirmware_sram_ecc_supported amdgpu_atpx_call amdgpu_atpx_detect amdgpu_atpx_get_client_id amdgpu_atpx_get_quirks amdgpu_atpx_power_state amdgpu_atpx_switchto amdgpu_atpx_validate amdgpu_atrm_call amdgpu_bad_page_notifier amdgpu_benchmark amdgpu_benchmark_fops_open amdgpu_benchmark_move amdgpu_bin_flash_attr_is_visible amdgpu_bios_release amdgpu_block_invalid_rreg amdgpu_block_invalid_wreg amdgpu_bo_create amdgpu_bo_create_isp_user amdgpu_bo_create_kernel amdgpu_bo_create_kernel_at amdgpu_bo_create_list_entry_array amdgpu_bo_create_reserved amdgpu_bo_create_user amdgpu_bo_create_vm amdgpu_bo_delete_mem_notify amdgpu_bo_destroy amdgpu_bo_fault_reserve_notify amdgpu_bo_fence amdgpu_bo_fini amdgpu_bo_free_isp_user amdgpu_bo_free_kernel amdgpu_bo_get_metadata amdgpu_bo_get_preferred_domain amdgpu_bo_get_tiling_flags amdgpu_bo_gpu_offset amdgpu_bo_gpu_offset_no_check amdgpu_bo_init amdgpu_bo_is_amdgpu_bo amdgpu_bo_kmap amdgpu_bo_kptr amdgpu_bo_kunmap amdgpu_bo_list_create amdgpu_bo_list_entry_cmp amdgpu_bo_list_free_rcu amdgpu_bo_list_get amdgpu_bo_list_ioctl amdgpu_bo_list_put amdgpu_bo_mem_stats_placement amdgpu_bo_move amdgpu_bo_move_notify amdgpu_bo_pin amdgpu_bo_placement_from_domain amdgpu_bo_print_info amdgpu_bo_ref amdgpu_bo_release_notify amdgpu_bo_reserve amdgpu_bo_set_metadata amdgpu_bo_set_tiling_flags amdgpu_bo_support_uswc amdgpu_bo_sync_wait amdgpu_bo_sync_wait_resv amdgpu_bo_unpin amdgpu_bo_unref amdgpu_bo_user_destroy amdgpu_board_attrs_is_visible amdgpu_cgs_create_device amdgpu_cgs_destroy_device amdgpu_cgs_get_firmware_info amdgpu_cgs_read_ind_register amdgpu_cgs_read_register amdgpu_cgs_write_ind_register amdgpu_cgs_write_register amdgpu_connector_add amdgpu_connector_add_common_modes amdgpu_connector_best_single_encoder amdgpu_connector_destroy amdgpu_connector_dp_detect amdgpu_connector_dp_get_modes amdgpu_connector_dp_mode_valid amdgpu_connector_dvi_detect amdgpu_connector_dvi_encoder amdgpu_connector_dvi_force amdgpu_connector_dvi_mode_valid amdgpu_connector_encoder_get_dp_bridge_encoder_id amdgpu_connector_fixup_lcd_native_mode amdgpu_connector_get_edid amdgpu_connector_get_monitor_bpc amdgpu_connector_hotplug amdgpu_connector_is_dp12_capable amdgpu_connector_late_register amdgpu_connector_lcd_native_mode amdgpu_connector_lvds_detect amdgpu_connector_lvds_get_modes amdgpu_connector_lvds_mode_valid amdgpu_connector_set_lcd_property amdgpu_connector_set_property amdgpu_connector_unregister amdgpu_connector_update_scratch_regs amdgpu_connector_vga_detect amdgpu_connector_vga_get_modes amdgpu_connector_vga_mode_valid amdgpu_copy_buffer amdgpu_coredump amdgpu_cper_alloc_entry amdgpu_cper_entry_fill_bad_page_threshold_section amdgpu_cper_entry_fill_fatal_section amdgpu_cper_entry_fill_hdr amdgpu_cper_entry_fill_runtime_section amdgpu_cper_fini amdgpu_cper_generate_bp_threshold_record amdgpu_cper_generate_ce_records amdgpu_cper_generate_ue_record amdgpu_cper_init amdgpu_cper_ring_get_ent_sz amdgpu_cper_ring_get_rptr amdgpu_cper_ring_get_wptr amdgpu_cper_ring_write amdgpu_crtc_get_scanout_position amdgpu_cs_bo_validate amdgpu_cs_fence_to_handle_ioctl amdgpu_cs_find_mapping amdgpu_cs_get_threshold_for_moves amdgpu_cs_ioctl amdgpu_cs_p2_dependencies amdgpu_cs_parser_fini amdgpu_cs_pass1 amdgpu_cs_pass2 amdgpu_cs_patch_ibs amdgpu_cs_report_moved_bytes amdgpu_cs_submit amdgpu_cs_sync_rings amdgpu_cs_vm_handling amdgpu_cs_wait_fences_ioctl amdgpu_cs_wait_ioctl amdgpu_csa_vaddr amdgpu_ctx_add_fence amdgpu_ctx_do_release amdgpu_ctx_fence_time amdgpu_ctx_fini amdgpu_ctx_get amdgpu_ctx_get_entity amdgpu_ctx_get_fence amdgpu_ctx_init_entity amdgpu_ctx_ioctl amdgpu_ctx_mgr_entity_fini amdgpu_ctx_mgr_entity_flush amdgpu_ctx_mgr_fini amdgpu_ctx_mgr_init amdgpu_ctx_mgr_usage amdgpu_ctx_priority_is_valid amdgpu_ctx_priority_override amdgpu_ctx_put amdgpu_ctx_set_stable_pstate amdgpu_ctx_to_drm_sched_prio amdgpu_ctx_wait_prev_fence amdgpu_current_bpc_open amdgpu_current_bpc_show amdgpu_current_colorspace_open amdgpu_current_colorspace_show amdgpu_debugfs_benchmark amdgpu_debugfs_compute_sched_mask_fops_open amdgpu_debugfs_compute_sched_mask_get amdgpu_debugfs_compute_sched_mask_init amdgpu_debugfs_compute_sched_mask_set amdgpu_debugfs_error_fops_open amdgpu_debugfs_evict_gtt amdgpu_debugfs_evict_vram amdgpu_debugfs_fence_info_open amdgpu_debugfs_fence_info_show amdgpu_debugfs_fence_init amdgpu_debugfs_firmware_info_open amdgpu_debugfs_firmware_info_show amdgpu_debugfs_firmware_init amdgpu_debugfs_gca_config_read amdgpu_debugfs_gem_info_open amdgpu_debugfs_gem_info_show amdgpu_debugfs_gem_init amdgpu_debugfs_gfx_sched_mask_fops_open amdgpu_debugfs_gfx_sched_mask_get amdgpu_debugfs_gfx_sched_mask_init amdgpu_debugfs_gfx_sched_mask_set amdgpu_debugfs_gfxoff_count_read amdgpu_debugfs_gfxoff_read amdgpu_debugfs_gfxoff_residency_read amdgpu_debugfs_gfxoff_residency_write amdgpu_debugfs_gfxoff_status_read amdgpu_debugfs_gfxoff_write amdgpu_debugfs_gpr_read amdgpu_debugfs_gprwave_ioctl amdgpu_debugfs_gprwave_open amdgpu_debugfs_gprwave_read amdgpu_debugfs_gprwave_release amdgpu_debugfs_gpu_recover_fops_open amdgpu_debugfs_ib_preempt amdgpu_debugfs_init amdgpu_debugfs_jpeg_sched_mask_fops_open amdgpu_debugfs_jpeg_sched_mask_get amdgpu_debugfs_jpeg_sched_mask_init amdgpu_debugfs_jpeg_sched_mask_set amdgpu_debugfs_mes_event_log_init amdgpu_debugfs_mes_event_log_open amdgpu_debugfs_mes_event_log_show amdgpu_debugfs_mqd_read amdgpu_debugfs_pm_info_open amdgpu_debugfs_pm_info_pp amdgpu_debugfs_pm_info_show amdgpu_debugfs_pm_init amdgpu_debugfs_prints_cpu_info amdgpu_debugfs_regs2_ioctl amdgpu_debugfs_regs2_open amdgpu_debugfs_regs2_read amdgpu_debugfs_regs2_release amdgpu_debugfs_regs2_write amdgpu_debugfs_regs_didt_read amdgpu_debugfs_regs_didt_write amdgpu_debugfs_regs_init amdgpu_debugfs_regs_pcie_read amdgpu_debugfs_regs_pcie_write amdgpu_debugfs_regs_read amdgpu_debugfs_regs_smc_read amdgpu_debugfs_regs_smc_write amdgpu_debugfs_regs_write amdgpu_debugfs_reset_work amdgpu_debugfs_ring_error amdgpu_debugfs_ring_init amdgpu_debugfs_ring_read amdgpu_debugfs_sa_info_open amdgpu_debugfs_sa_info_show amdgpu_debugfs_sa_init amdgpu_debugfs_sclk_set amdgpu_debugfs_sdma_sched_mask_fops_open amdgpu_debugfs_sdma_sched_mask_get amdgpu_debugfs_sdma_sched_mask_init amdgpu_debugfs_sdma_sched_mask_set amdgpu_debugfs_sensor_read amdgpu_debugfs_test_ib_open amdgpu_debugfs_test_ib_show amdgpu_debugfs_umsch_fwlog_init amdgpu_debugfs_umsch_fwlog_read amdgpu_debugfs_vcn_fwlog_init amdgpu_debugfs_vcn_fwlog_read amdgpu_debugfs_vcn_sched_mask_fops_open amdgpu_debugfs_vcn_sched_mask_get amdgpu_debugfs_vcn_sched_mask_init amdgpu_debugfs_vcn_sched_mask_set amdgpu_debugfs_virt_ring_read amdgpu_debugfs_vm_bo_info amdgpu_debugfs_vm_info_open amdgpu_debugfs_vm_info_show amdgpu_debugfs_wave_read amdgpu_devcoredump_free amdgpu_devcoredump_fw_info amdgpu_devcoredump_read amdgpu_device_aper_access amdgpu_device_asic_has_dc_support amdgpu_device_asic_init amdgpu_device_attr_remove_groups amdgpu_device_baco_enter amdgpu_device_baco_exit amdgpu_device_cache_pci_state amdgpu_device_check_arguments amdgpu_device_check_smu_prv_buffer_size amdgpu_device_delay_enable_gfx_off amdgpu_device_delayed_init_work_handler amdgpu_device_detect_runtime_pm_mode amdgpu_device_enforce_isolation amdgpu_device_fill_reset_magic amdgpu_device_fini_hw amdgpu_device_fini_sw amdgpu_device_flush_hdp amdgpu_device_fw_loading amdgpu_device_get_board_info amdgpu_device_get_gang amdgpu_device_get_job_timeout_settings amdgpu_device_get_pcie_info amdgpu_device_get_pcie_replay_count amdgpu_device_get_rev_id amdgpu_device_get_vbios_flags amdgpu_device_gpu_recover amdgpu_device_halt amdgpu_device_has_dc_support amdgpu_device_has_display_hardware amdgpu_device_has_job_running amdgpu_device_indirect_rreg amdgpu_device_indirect_rreg64 amdgpu_device_indirect_rreg64_ext amdgpu_device_indirect_rreg_ext amdgpu_device_indirect_wreg amdgpu_device_indirect_wreg64 amdgpu_device_indirect_wreg64_ext amdgpu_device_indirect_wreg_ext amdgpu_device_init amdgpu_device_init_schedulers amdgpu_device_invalidate_hdp amdgpu_device_ip_block_add amdgpu_device_ip_block_version_cmp amdgpu_device_ip_check_soft_reset amdgpu_device_ip_early_init amdgpu_device_ip_fini amdgpu_device_ip_fini_early amdgpu_device_ip_get_clockgating_state amdgpu_device_ip_get_ip_block amdgpu_device_ip_init amdgpu_device_ip_is_valid amdgpu_device_ip_late_init amdgpu_device_ip_need_full_reset amdgpu_device_ip_resume_phase1 amdgpu_device_ip_resume_phase2 amdgpu_device_ip_resume_phase3 amdgpu_device_ip_set_clockgating_state amdgpu_device_ip_set_powergating_state amdgpu_device_ip_suspend amdgpu_device_ip_suspend_phase1 amdgpu_device_ip_suspend_phase2 amdgpu_device_ip_wait_for_idle amdgpu_device_is_peer_accessible amdgpu_device_load_pci_state amdgpu_device_lock_reset_domain amdgpu_device_mm_access amdgpu_device_mode1_reset amdgpu_device_need_post amdgpu_device_parse_gpu_info_fw amdgpu_device_pci_config_reset amdgpu_device_pci_reset amdgpu_device_pcie_dynamic_switching_supported amdgpu_device_pcie_port_rreg amdgpu_device_pcie_port_wreg amdgpu_device_pm_notifier amdgpu_device_pre_asic_reset amdgpu_device_prepare amdgpu_device_program_register_sequence amdgpu_device_reinit_after_reset amdgpu_device_reset_sriov amdgpu_device_resize_fb_bar amdgpu_device_resume amdgpu_device_rreg amdgpu_device_seamless_boot_supported amdgpu_device_set_cg_state amdgpu_device_set_mp1_state amdgpu_device_set_pg_state amdgpu_device_set_sriov_virtual_display amdgpu_device_should_recover_gpu amdgpu_device_should_use_aspm amdgpu_device_skip_hw_access amdgpu_device_supports_baco amdgpu_device_supports_boco amdgpu_device_supports_px amdgpu_device_supports_smart_shift amdgpu_device_suspend amdgpu_device_switch_gang amdgpu_device_unlock_reset_domain amdgpu_device_unmap_mmio amdgpu_device_vga_set_decode amdgpu_device_vram_access amdgpu_device_wait_on_rreg amdgpu_device_wb_free amdgpu_device_wb_get amdgpu_device_wreg amdgpu_device_xcc_rreg amdgpu_device_xcc_wreg amdgpu_device_xgmi_reset_func amdgpu_dig_monitor_is_duallink amdgpu_dirtyfb amdgpu_disable_vblank_kms amdgpu_discovery_fini amdgpu_discovery_get_gfx_info amdgpu_discovery_get_mall_info amdgpu_discovery_get_nps_info amdgpu_discovery_get_vcn_info amdgpu_discovery_harvest_ip amdgpu_discovery_init amdgpu_discovery_read_binary_from_file amdgpu_discovery_read_binary_from_sysmem amdgpu_discovery_read_from_harvest_table amdgpu_discovery_reg_base_init amdgpu_discovery_set_common_ip_blocks amdgpu_discovery_set_display_ip_blocks amdgpu_discovery_set_gc_ip_blocks amdgpu_discovery_set_gmc_ip_blocks amdgpu_discovery_set_ih_ip_blocks amdgpu_discovery_set_ip_blocks amdgpu_discovery_set_mm_ip_blocks amdgpu_discovery_set_psp_ip_blocks amdgpu_discovery_set_sdma_ip_blocks amdgpu_discovery_set_smu_ip_blocks amdgpu_discovery_sysfs_fini amdgpu_discovery_sysfs_init amdgpu_discovery_sysfs_ips amdgpu_discovery_validate_ip amdgpu_display_crtc_idx_to_irq_type amdgpu_display_crtc_page_flip_target amdgpu_display_crtc_scaling_mode_fixup amdgpu_display_crtc_set_config amdgpu_display_ddc_probe amdgpu_display_flip_callback amdgpu_display_flip_work_func amdgpu_display_framebuffer_init amdgpu_display_get_crtc_scanoutpos amdgpu_display_get_scanout_buffer amdgpu_display_hotplug_work_func amdgpu_display_modeset_create_props amdgpu_display_print_display_setup amdgpu_display_resume_helper amdgpu_display_set_pixel amdgpu_display_supported_domains amdgpu_display_suspend_helper amdgpu_display_unpin_work_func amdgpu_display_update_priority amdgpu_display_user_framebuffer_create amdgpu_display_verify_plane amdgpu_display_verify_sizes amdgpu_distribute_custom_od_settings amdgpu_dm_atomic_check amdgpu_dm_atomic_commit_tail amdgpu_dm_audio_component_bind amdgpu_dm_audio_component_get_eld amdgpu_dm_audio_component_unbind amdgpu_dm_audio_eld_notify amdgpu_dm_backlight_get_brightness amdgpu_dm_backlight_get_level amdgpu_dm_backlight_set_level amdgpu_dm_backlight_update_status amdgpu_dm_commit_audio amdgpu_dm_commit_cursors amdgpu_dm_commit_planes amdgpu_dm_commit_streams amdgpu_dm_connector_add_common_modes amdgpu_dm_connector_atomic_check amdgpu_dm_connector_atomic_duplicate_state amdgpu_dm_connector_atomic_get_property amdgpu_dm_connector_atomic_set_property amdgpu_dm_connector_destroy amdgpu_dm_connector_detect amdgpu_dm_connector_funcs_force amdgpu_dm_connector_funcs_reset amdgpu_dm_connector_get_modes amdgpu_dm_connector_init amdgpu_dm_connector_init_helper amdgpu_dm_connector_late_register amdgpu_dm_connector_mode_valid amdgpu_dm_connector_unregister amdgpu_dm_crtc_configure_crc_source amdgpu_dm_crtc_destroy amdgpu_dm_crtc_destroy_state amdgpu_dm_crtc_disable_vblank amdgpu_dm_crtc_duplicate_state amdgpu_dm_crtc_enable_vblank amdgpu_dm_crtc_get_crc_sources amdgpu_dm_crtc_handle_crc_irq amdgpu_dm_crtc_handle_vblank amdgpu_dm_crtc_helper_atomic_check amdgpu_dm_crtc_helper_disable amdgpu_dm_crtc_helper_mode_fixup amdgpu_dm_crtc_init amdgpu_dm_crtc_late_register amdgpu_dm_crtc_modeset_required amdgpu_dm_crtc_reset_state amdgpu_dm_crtc_set_crc_source amdgpu_dm_crtc_set_vblank amdgpu_dm_crtc_set_vupdate_irq amdgpu_dm_crtc_vblank_control_worker amdgpu_dm_crtc_verify_crc_source amdgpu_dm_crtc_vrr_active amdgpu_dm_crtc_vrr_active_irq amdgpu_dm_dmub_reg_read amdgpu_dm_dmub_reg_write amdgpu_dm_early_fini amdgpu_dm_enable_self_refresh amdgpu_dm_encoder_destroy amdgpu_dm_find_first_crtc_matching_connector amdgpu_dm_fini amdgpu_dm_get_encoder_crtc_mask amdgpu_dm_hpd_fini amdgpu_dm_hpd_init amdgpu_dm_i2c_func amdgpu_dm_i2c_xfer amdgpu_dm_idle_worker amdgpu_dm_init amdgpu_dm_init_color_mod amdgpu_dm_initialize_dp_connector amdgpu_dm_initialize_drm_device amdgpu_dm_initialize_hdmi_connector amdgpu_dm_irq_fini amdgpu_dm_irq_handler amdgpu_dm_irq_init amdgpu_dm_irq_register_interrupt amdgpu_dm_irq_resume_early amdgpu_dm_irq_resume_late amdgpu_dm_irq_suspend amdgpu_dm_irq_unregister_interrupt amdgpu_dm_is_headless amdgpu_dm_link_setup_psr amdgpu_dm_link_setup_replay amdgpu_dm_link_supports_replay amdgpu_dm_mode_config_init amdgpu_dm_mst_connector_early_unregister amdgpu_dm_mst_connector_late_register amdgpu_dm_outbox_init amdgpu_dm_plane_add_gfx10_3_modifiers amdgpu_dm_plane_add_gfx11_modifiers amdgpu_dm_plane_add_gfx9_modifiers amdgpu_dm_plane_add_modifier amdgpu_dm_plane_atomic_async_check amdgpu_dm_plane_atomic_async_update amdgpu_dm_plane_atomic_check amdgpu_dm_plane_drm_plane_destroy_state amdgpu_dm_plane_drm_plane_duplicate_state amdgpu_dm_plane_drm_plane_reset amdgpu_dm_plane_fill_blending_from_plane_state amdgpu_dm_plane_fill_dc_scaling_info amdgpu_dm_plane_fill_gfx9_plane_attributes_from_modifiers amdgpu_dm_plane_fill_plane_buffer_attributes amdgpu_dm_plane_format_mod_supported amdgpu_dm_plane_get_cursor_position amdgpu_dm_plane_get_format_info amdgpu_dm_plane_get_plane_modifiers amdgpu_dm_plane_handle_cursor_update amdgpu_dm_plane_helper_check_state amdgpu_dm_plane_helper_cleanup_fb amdgpu_dm_plane_helper_prepare_fb amdgpu_dm_plane_init amdgpu_dm_plane_is_video_format amdgpu_dm_plane_panic_flush amdgpu_dm_plane_set_color_properties amdgpu_dm_process_dmub_aux_transfer_sync amdgpu_dm_process_dmub_set_config_sync amdgpu_dm_psr_disable amdgpu_dm_psr_disable_all amdgpu_dm_psr_enable amdgpu_dm_psr_is_active_allowed amdgpu_dm_psr_wait_disable amdgpu_dm_register_backlight_device amdgpu_dm_replay_disable amdgpu_dm_replay_disable_all amdgpu_dm_replay_enable amdgpu_dm_set_crtc_irq_state amdgpu_dm_set_dmub_outbox_irq_state amdgpu_dm_set_dmub_trace_irq_state amdgpu_dm_set_hpd_irq_state amdgpu_dm_set_irq_funcs amdgpu_dm_set_pflip_irq_state amdgpu_dm_set_psr_caps amdgpu_dm_set_replay_caps amdgpu_dm_set_vline0_irq_state amdgpu_dm_set_vupdate_irq_state amdgpu_dm_trigger_timing_sync amdgpu_dm_update_backlight_caps amdgpu_dm_update_connector_after_detect amdgpu_dm_update_crtc_color_mgmt amdgpu_dm_update_cursor amdgpu_dm_update_freesync_caps amdgpu_dm_update_plane_color_mgmt amdgpu_dm_verify_lut3d_size amdgpu_dm_verify_lut_sizes amdgpu_dm_wb_cleanup_job amdgpu_dm_wb_connector_get_modes amdgpu_dm_wb_connector_init amdgpu_dm_wb_encoder_atomic_check amdgpu_dm_wb_prepare_job amdgpu_dma_buf_attach amdgpu_dma_buf_begin_cpu_access amdgpu_dma_buf_map amdgpu_dma_buf_move_notify amdgpu_dma_buf_pin amdgpu_dma_buf_unmap amdgpu_dma_buf_unpin amdgpu_dmabuf_is_xgmi_accessible amdgpu_do_asic_reset amdgpu_doorbell_create_kernel_doorbells amdgpu_doorbell_fini amdgpu_doorbell_index_on_bar amdgpu_doorbell_init amdgpu_dpm_baco_enter amdgpu_dpm_baco_exit amdgpu_dpm_baco_reset amdgpu_dpm_change_power_state_locked amdgpu_dpm_compute_clocks amdgpu_dpm_debugfs_print_current_performance_level amdgpu_dpm_dispatch_task amdgpu_dpm_display_clock_voltage_request amdgpu_dpm_display_configuration_change amdgpu_dpm_display_disable_memory_clock_switch amdgpu_dpm_emit_clock_levels amdgpu_dpm_enable_gfx_features amdgpu_dpm_enable_jpeg amdgpu_dpm_enable_mgpu_fan_boost amdgpu_dpm_enable_uvd amdgpu_dpm_enable_vce amdgpu_dpm_enable_vcn amdgpu_dpm_enable_vpe amdgpu_dpm_enter_umd_state amdgpu_dpm_exit_umd_state amdgpu_dpm_force_clock_level amdgpu_dpm_force_performance_level amdgpu_dpm_get_active_displays amdgpu_dpm_get_apu_thermal_limit amdgpu_dpm_get_clock_by_type amdgpu_dpm_get_clock_by_type_with_latency amdgpu_dpm_get_clock_by_type_with_voltage amdgpu_dpm_get_current_clocks amdgpu_dpm_get_current_power_state amdgpu_dpm_get_display_mode_validation_clks amdgpu_dpm_get_dpm_clock_table amdgpu_dpm_get_dpm_freq_range amdgpu_dpm_get_ecc_info amdgpu_dpm_get_entrycount_gfxoff amdgpu_dpm_get_fan_control_mode amdgpu_dpm_get_fan_speed_pwm amdgpu_dpm_get_fan_speed_rpm amdgpu_dpm_get_gpu_metrics amdgpu_dpm_get_max_sustainable_clocks_by_dc amdgpu_dpm_get_mclk amdgpu_dpm_get_mclk_od amdgpu_dpm_get_num_cpu_cores amdgpu_dpm_get_performance_level amdgpu_dpm_get_pm_metrics amdgpu_dpm_get_pm_policy_info amdgpu_dpm_get_power_limit amdgpu_dpm_get_power_profile_mode amdgpu_dpm_get_pp_num_states amdgpu_dpm_get_pp_table amdgpu_dpm_get_ppfeature_status amdgpu_dpm_get_residency_gfxoff amdgpu_dpm_get_sclk amdgpu_dpm_get_sclk_od amdgpu_dpm_get_smu_prv_buf_details amdgpu_dpm_get_status_gfxoff amdgpu_dpm_get_thermal_throttling_counter amdgpu_dpm_get_uclk_dpm_states amdgpu_dpm_get_vblank_time amdgpu_dpm_get_vce_clock_state amdgpu_dpm_get_vrefresh amdgpu_dpm_gfx_state_change amdgpu_dpm_handle_passthrough_sbr amdgpu_dpm_is_baco_supported amdgpu_dpm_is_cclk_dpm_supported amdgpu_dpm_is_mode1_reset_supported amdgpu_dpm_is_overdrive_enabled amdgpu_dpm_is_overdrive_supported amdgpu_dpm_mode1_reset amdgpu_dpm_mode2_reset amdgpu_dpm_notify_rlc_state amdgpu_dpm_notify_smu_enable_pwe amdgpu_dpm_odn_edit_dpm_table amdgpu_dpm_pause_power_profile amdgpu_dpm_pick_power_state amdgpu_dpm_print_cap_info amdgpu_dpm_print_class_info amdgpu_dpm_print_clock_levels amdgpu_dpm_print_ps_status amdgpu_dpm_read_sensor amdgpu_dpm_reset_sdma amdgpu_dpm_reset_sdma_is_supported amdgpu_dpm_send_hbm_bad_channel_flag amdgpu_dpm_send_hbm_bad_pages_num amdgpu_dpm_send_rma_reason amdgpu_dpm_set_active_display_count amdgpu_dpm_set_apu_thermal_limit amdgpu_dpm_set_clockgating_by_smu amdgpu_dpm_set_df_cstate amdgpu_dpm_set_fan_control_mode amdgpu_dpm_set_fan_speed_pwm amdgpu_dpm_set_fan_speed_rpm amdgpu_dpm_set_fine_grain_clk_vol amdgpu_dpm_set_gfx_power_up_by_imu amdgpu_dpm_set_hard_min_dcefclk_by_freq amdgpu_dpm_set_hard_min_fclk_by_freq amdgpu_dpm_set_mclk_od amdgpu_dpm_set_min_deep_sleep_dcefclk amdgpu_dpm_set_mp1_state amdgpu_dpm_set_pm_policy amdgpu_dpm_set_power_limit amdgpu_dpm_set_power_profile_mode amdgpu_dpm_set_power_state amdgpu_dpm_set_powergating_by_smu amdgpu_dpm_set_pp_table amdgpu_dpm_set_ppfeature_status amdgpu_dpm_set_residency_gfxoff amdgpu_dpm_set_sclk_od amdgpu_dpm_set_soft_freq_range amdgpu_dpm_set_watermarks_for_clocks_ranges amdgpu_dpm_set_xgmi_pstate amdgpu_dpm_smu_i2c_bus_access amdgpu_dpm_stb_debug_fs_init amdgpu_dpm_switch_power_profile amdgpu_dpm_thermal_work_handler amdgpu_dpm_wait_for_event amdgpu_dpm_write_watermarks_table amdgpu_driver_load_kms amdgpu_driver_open_kms amdgpu_driver_postclose_kms amdgpu_driver_release_kms amdgpu_driver_unload_kms amdgpu_drm_ioctl amdgpu_dummy_vram_mgr_compatible amdgpu_dummy_vram_mgr_debug amdgpu_dummy_vram_mgr_del amdgpu_dummy_vram_mgr_intersects amdgpu_dummy_vram_mgr_new amdgpu_eeprom_read amdgpu_eeprom_write amdgpu_eeprom_xfer amdgpu_enable_vblank_kms amdgpu_encoder_get_dp_bridge_encoder_id amdgpu_encoder_set_active_device amdgpu_evict_flags amdgpu_evict_gtt_fops_open amdgpu_evict_vram_fops_open amdgpu_exit amdgpu_fence_count_emitted amdgpu_fence_driver_clear_job_fences amdgpu_fence_driver_force_completion amdgpu_fence_driver_hw_fini amdgpu_fence_driver_hw_init amdgpu_fence_driver_init_ring amdgpu_fence_driver_isr_toggle amdgpu_fence_driver_set_error amdgpu_fence_driver_start_ring amdgpu_fence_driver_sw_fini amdgpu_fence_driver_sw_init amdgpu_fence_emit amdgpu_fence_emit_polling amdgpu_fence_enable_signaling amdgpu_fence_fallback amdgpu_fence_free amdgpu_fence_get_driver_name amdgpu_fence_get_timeline_name amdgpu_fence_last_unsignaled_time_us amdgpu_fence_process amdgpu_fence_release amdgpu_fence_slab_fini amdgpu_fence_slab_init amdgpu_fence_update_start_timestamp amdgpu_fence_wait_empty amdgpu_fence_wait_polling amdgpu_file_to_fpriv amdgpu_fill_buffer amdgpu_flash_attr_is_visible amdgpu_flush amdgpu_free_extended_power_table amdgpu_free_static_csa amdgpu_fru_get_product_info amdgpu_fru_id_show amdgpu_fru_manufacturer_name_show amdgpu_fru_product_name_show amdgpu_fru_product_number_show amdgpu_fru_serial_number_show amdgpu_fru_sysfs_fini amdgpu_fru_sysfs_init amdgpu_fw_attestation_debugfs_init amdgpu_fw_attestation_debugfs_read amdgpu_gart_bind amdgpu_gart_dummy_page_fini amdgpu_gart_init amdgpu_gart_invalidate_tlb amdgpu_gart_map amdgpu_gart_table_ram_alloc amdgpu_gart_table_ram_free amdgpu_gart_table_vram_alloc amdgpu_gart_table_vram_free amdgpu_gart_unbind amdgpu_gem_create_ioctl amdgpu_gem_fault amdgpu_gem_force_release amdgpu_gem_metadata_ioctl amdgpu_gem_mmap_ioctl amdgpu_gem_object_close amdgpu_gem_object_create amdgpu_gem_object_free amdgpu_gem_object_mmap amdgpu_gem_object_open amdgpu_gem_op_ioctl amdgpu_gem_prime_export amdgpu_gem_prime_import amdgpu_gem_timeout amdgpu_gem_userptr_ioctl amdgpu_gem_va_ioctl amdgpu_gem_va_map_flags amdgpu_gem_wait_idle_ioctl amdgpu_get_apu_thermal_cap amdgpu_get_bios amdgpu_get_bios_dgpu amdgpu_get_connector_for_encoder amdgpu_get_connector_for_encoder_init amdgpu_get_external_encoder amdgpu_get_gfx_off_entrycount amdgpu_get_gfx_off_residency amdgpu_get_gfx_off_status amdgpu_get_gpu_busy_percent amdgpu_get_gpu_metrics amdgpu_get_jpeg_reset_mask amdgpu_get_mem_busy_percent amdgpu_get_native_mode amdgpu_get_pcie_bw amdgpu_get_platform_caps amdgpu_get_pm_metrics amdgpu_get_pm_policy_attr amdgpu_get_power_dpm_force_performance_level amdgpu_get_power_dpm_state amdgpu_get_pp_cur_state amdgpu_get_pp_dpm_dcefclk amdgpu_get_pp_dpm_dclk amdgpu_get_pp_dpm_dclk1 amdgpu_get_pp_dpm_fclk amdgpu_get_pp_dpm_mclk amdgpu_get_pp_dpm_pcie amdgpu_get_pp_dpm_sclk amdgpu_get_pp_dpm_socclk amdgpu_get_pp_dpm_vclk amdgpu_get_pp_dpm_vclk1 amdgpu_get_pp_features amdgpu_get_pp_force_state amdgpu_get_pp_mclk_od amdgpu_get_pp_num_states amdgpu_get_pp_od_clk_voltage amdgpu_get_pp_power_profile_mode amdgpu_get_pp_sclk_od amdgpu_get_pp_table amdgpu_get_sdma_reset_mask amdgpu_get_smartshift_apu_power amdgpu_get_smartshift_bias amdgpu_get_smartshift_dgpu_power amdgpu_get_soft_full_reset_mask amdgpu_get_thermal_throttling_logging amdgpu_get_unique_id amdgpu_get_vblank_counter_kms amdgpu_get_vce_clock_state amdgpu_get_vcn_busy_percent amdgpu_get_vcn_reset_mask amdgpu_get_vpe_reset_mask amdgpu_get_xgmi_hive amdgpu_get_xgmi_link_status amdgpu_gfx_cleaner_shader_init amdgpu_gfx_cleaner_shader_sw_fini amdgpu_gfx_cleaner_shader_sw_init amdgpu_gfx_compute_queue_acquire amdgpu_gfx_cp_ecc_error_irq amdgpu_gfx_cp_init_microcode amdgpu_gfx_disable_kcq amdgpu_gfx_disable_kgq amdgpu_gfx_do_off_ctrl amdgpu_gfx_enable_kcq amdgpu_gfx_enable_kgq amdgpu_gfx_enforce_isolation_handler amdgpu_gfx_enforce_isolation_ring_begin_use amdgpu_gfx_enforce_isolation_ring_end_use amdgpu_gfx_get_available_compute_partition amdgpu_gfx_get_compute_reset_mask amdgpu_gfx_get_current_compute_partition amdgpu_gfx_get_enforce_isolation amdgpu_gfx_get_gfx_reset_mask amdgpu_gfx_get_num_kcq amdgpu_gfx_graphics_queue_acquire amdgpu_gfx_is_high_priority_compute_queue amdgpu_gfx_is_high_priority_graphics_queue amdgpu_gfx_is_master_xcc amdgpu_gfx_is_me_queue_enabled amdgpu_gfx_is_mec_queue_enabled amdgpu_gfx_kfd_sch_ctrl amdgpu_gfx_kiq_fini amdgpu_gfx_kiq_free_ring amdgpu_gfx_kiq_init amdgpu_gfx_kiq_init_ring amdgpu_gfx_me_queue_to_bit amdgpu_gfx_mec_queue_to_bit amdgpu_gfx_mqd_sw_fini amdgpu_gfx_mqd_sw_init amdgpu_gfx_off_ctrl amdgpu_gfx_off_ctrl_immediate amdgpu_gfx_parse_disable_cu amdgpu_gfx_poison_consumption_handler amdgpu_gfx_process_ras_data_cb amdgpu_gfx_profile_idle_work_handler amdgpu_gfx_profile_ring_begin_use amdgpu_gfx_profile_ring_end_use amdgpu_gfx_ras_error_func amdgpu_gfx_ras_late_init amdgpu_gfx_ras_sw_init amdgpu_gfx_rlc_enter_safe_mode amdgpu_gfx_rlc_exit_safe_mode amdgpu_gfx_rlc_fini amdgpu_gfx_rlc_init_cpt amdgpu_gfx_rlc_init_csb amdgpu_gfx_rlc_init_microcode amdgpu_gfx_rlc_init_microcode_v2_0 amdgpu_gfx_rlc_init_sr amdgpu_gfx_rlc_setup_cp_table amdgpu_gfx_run_cleaner_shader amdgpu_gfx_run_cleaner_shader_job amdgpu_gfx_set_compute_partition amdgpu_gfx_set_enforce_isolation amdgpu_gfx_set_run_cleaner_shader amdgpu_gfx_sysfs_fini amdgpu_gfx_sysfs_init amdgpu_gmc_agp_addr amdgpu_gmc_agp_location amdgpu_gmc_allocate_vm_inv_eng amdgpu_gmc_filter_faults amdgpu_gmc_filter_faults_remove amdgpu_gmc_flush_gpu_tlb amdgpu_gmc_flush_gpu_tlb_pasid amdgpu_gmc_fw_reg_write_reg_wait amdgpu_gmc_gart_location amdgpu_gmc_get_nps_memranges amdgpu_gmc_get_pde_for_bo amdgpu_gmc_get_vbios_allocations amdgpu_gmc_init_pdb0 amdgpu_gmc_need_reset_on_init amdgpu_gmc_noretry_set amdgpu_gmc_pd_addr amdgpu_gmc_pdb0_alloc amdgpu_gmc_prepare_nps_mode_change amdgpu_gmc_ras_fini amdgpu_gmc_ras_late_init amdgpu_gmc_ras_sw_init amdgpu_gmc_request_memory_partition amdgpu_gmc_set_agp_default amdgpu_gmc_set_pte_pde amdgpu_gmc_set_vm_fault_masks amdgpu_gmc_sysfs_fini amdgpu_gmc_sysfs_init amdgpu_gmc_sysvm_location amdgpu_gmc_tmz_set amdgpu_gmc_vram_checking amdgpu_gmc_vram_location amdgpu_gmc_vram_mc2pa amdgpu_gmc_vram_pa amdgpu_gtt_mgr_compatible amdgpu_gtt_mgr_debug amdgpu_gtt_mgr_del amdgpu_gtt_mgr_fini amdgpu_gtt_mgr_has_gart_addr amdgpu_gtt_mgr_init amdgpu_gtt_mgr_intersects amdgpu_gtt_mgr_new amdgpu_gtt_mgr_recover amdgpu_has_atpx amdgpu_has_atpx_dgpu_power_cntl amdgpu_hdp_ras_sw_init amdgpu_hmm_invalidate_gfx amdgpu_hmm_invalidate_hsa amdgpu_hmm_range_get_pages amdgpu_hmm_range_get_pages_done amdgpu_hmm_register amdgpu_hmm_unregister amdgpu_hw_ip_info amdgpu_hwmon_get_fan1_enable amdgpu_hwmon_get_fan1_input amdgpu_hwmon_get_fan1_max amdgpu_hwmon_get_fan1_min amdgpu_hwmon_get_fan1_target amdgpu_hwmon_get_pwm1 amdgpu_hwmon_get_pwm1_enable amdgpu_hwmon_get_pwm1_max amdgpu_hwmon_get_pwm1_min amdgpu_hwmon_set_fan1_enable amdgpu_hwmon_set_fan1_target amdgpu_hwmon_set_power_cap amdgpu_hwmon_set_pwm1 amdgpu_hwmon_set_pwm1_enable amdgpu_hwmon_show_hotspot_temp_thresh amdgpu_hwmon_show_mclk amdgpu_hwmon_show_mclk_label amdgpu_hwmon_show_mem_temp_thresh amdgpu_hwmon_show_power_avg amdgpu_hwmon_show_power_cap amdgpu_hwmon_show_power_cap_default amdgpu_hwmon_show_power_cap_max amdgpu_hwmon_show_power_cap_min amdgpu_hwmon_show_power_input amdgpu_hwmon_show_power_label amdgpu_hwmon_show_sclk amdgpu_hwmon_show_sclk_label amdgpu_hwmon_show_temp amdgpu_hwmon_show_temp_emergency amdgpu_hwmon_show_temp_label amdgpu_hwmon_show_temp_thresh amdgpu_hwmon_show_vddgfx amdgpu_hwmon_show_vddgfx_label amdgpu_hwmon_show_vddnb amdgpu_hwmon_show_vddnb_label amdgpu_i2c_create amdgpu_i2c_destroy amdgpu_i2c_fini amdgpu_i2c_get_byte amdgpu_i2c_get_clock amdgpu_i2c_get_data amdgpu_i2c_init amdgpu_i2c_lookup amdgpu_i2c_post_xfer amdgpu_i2c_pre_xfer amdgpu_i2c_put_byte amdgpu_i2c_router_select_cd_port amdgpu_i2c_router_select_ddc_port amdgpu_i2c_set_clock amdgpu_i2c_set_data amdgpu_ib_free amdgpu_ib_get amdgpu_ib_pool_fini amdgpu_ib_pool_init amdgpu_ib_ring_tests amdgpu_ib_schedule amdgpu_ih_decode_iv_helper amdgpu_ih_decode_iv_ts_helper amdgpu_ih_process amdgpu_ih_ring_fini amdgpu_ih_ring_init amdgpu_ih_ring_name amdgpu_ih_ring_write amdgpu_ih_wait_on_checkpoint_process_ts amdgpu_in_reset amdgpu_info_ioctl amdgpu_init amdgpu_invalid_rreg amdgpu_invalid_rreg64 amdgpu_invalid_rreg64_ext amdgpu_invalid_rreg_ext amdgpu_invalid_wreg amdgpu_invalid_wreg64 amdgpu_invalid_wreg64_ext amdgpu_invalid_wreg_ext amdgpu_iomem_read amdgpu_iomem_write amdgpu_ip_block_hw_fini amdgpu_ip_block_resume amdgpu_ip_block_suspend amdgpu_irq_add_domain amdgpu_irq_add_id amdgpu_irq_create_mapping amdgpu_irq_delegate amdgpu_irq_disable_all amdgpu_irq_dispatch amdgpu_irq_enabled amdgpu_irq_fini_hw amdgpu_irq_fini_sw amdgpu_irq_get amdgpu_irq_gpu_reset_resume_helper amdgpu_irq_handle_ih1 amdgpu_irq_handle_ih2 amdgpu_irq_handle_ih_soft amdgpu_irq_handler amdgpu_irq_init amdgpu_irq_mask amdgpu_irq_put amdgpu_irq_remove_domain amdgpu_irq_unmask amdgpu_irq_update amdgpu_irqdomain_map amdgpu_is_atpx_hybrid amdgpu_is_kicker_fw amdgpu_job_alloc amdgpu_job_alloc_with_ib amdgpu_job_core_dump amdgpu_job_fence_enable_signaling amdgpu_job_fence_free amdgpu_job_fence_get_timeline_name amdgpu_job_fence_release amdgpu_job_free amdgpu_job_free_cb amdgpu_job_free_resources amdgpu_job_prepare_job amdgpu_job_run amdgpu_job_set_gang_leader amdgpu_job_set_resources amdgpu_job_stop_all_jobs_on_sched amdgpu_job_submit amdgpu_job_submit_direct amdgpu_job_timedout amdgpu_jpeg_dec_ring_test_ib amdgpu_jpeg_dec_ring_test_ring amdgpu_jpeg_dump_ip_state amdgpu_jpeg_idle_work_handler amdgpu_jpeg_print_ip_state amdgpu_jpeg_process_poison_irq amdgpu_jpeg_psp_update_sram amdgpu_jpeg_ras_late_init amdgpu_jpeg_ras_sw_init amdgpu_jpeg_reg_dump_init amdgpu_jpeg_resume amdgpu_jpeg_ring_begin_use amdgpu_jpeg_ring_end_use amdgpu_jpeg_suspend amdgpu_jpeg_sw_fini amdgpu_jpeg_sw_init amdgpu_jpeg_sysfs_reset_mask_fini amdgpu_jpeg_sysfs_reset_mask_init amdgpu_kiq_rreg amdgpu_kiq_wreg amdgpu_kms_compat_ioctl amdgpu_legacy_dpm_compute_clocks amdgpu_link_encoder_connector amdgpu_lookup_format_info amdgpu_lsdma_copy_mem amdgpu_lsdma_fill_mem amdgpu_lsdma_wait_for amdgpu_map_static_csa amdgpu_mca_bank_set_add_entry amdgpu_mca_bank_set_init amdgpu_mca_bank_set_release amdgpu_mca_dispatch_mca_set amdgpu_mca_fini amdgpu_mca_init amdgpu_mca_mp0_ras_sw_init amdgpu_mca_mp1_ras_sw_init amdgpu_mca_mpio_ras_sw_init amdgpu_mca_query_correctable_error_count amdgpu_mca_query_ras_error_count amdgpu_mca_query_uncorrectable_error_count amdgpu_mca_reset amdgpu_mca_reset_error_count amdgpu_mca_smu_debug_mode_set amdgpu_mca_smu_debugfs_init amdgpu_mca_smu_get_mca_set amdgpu_mca_smu_init_funcs amdgpu_mca_smu_log_ras_error amdgpu_mca_smu_set_debug_mode amdgpu_mcbp_handle_trailing_fence_irq amdgpu_mem_info_gtt_total_show amdgpu_mem_info_gtt_used_show amdgpu_mem_info_vis_vram_total_show amdgpu_mem_info_vis_vram_used_show amdgpu_mem_info_vram_total_show amdgpu_mem_info_vram_used_show amdgpu_mem_info_vram_vendor amdgpu_mes_add_gang amdgpu_mes_add_hw_queue amdgpu_mes_add_ring amdgpu_mes_create_process amdgpu_mes_ctx_alloc_meta_data amdgpu_mes_ctx_free_meta_data amdgpu_mes_ctx_get_offs amdgpu_mes_ctx_map_meta_data amdgpu_mes_ctx_unmap_meta_data amdgpu_mes_destroy_process amdgpu_mes_doorbell_process_slice amdgpu_mes_fini amdgpu_mes_flush_shader_debugger amdgpu_mes_get_aggregated_doorbell_index amdgpu_mes_init amdgpu_mes_init_microcode amdgpu_mes_map_legacy_queue amdgpu_mes_queue_init_mqd amdgpu_mes_reg_wait amdgpu_mes_reg_write_reg_wait amdgpu_mes_remove_gang amdgpu_mes_remove_hw_queue amdgpu_mes_remove_ring amdgpu_mes_reset_hw_queue amdgpu_mes_reset_hw_queue_mmio amdgpu_mes_reset_legacy_queue amdgpu_mes_resume amdgpu_mes_rreg amdgpu_mes_self_test amdgpu_mes_set_shader_debugger amdgpu_mes_suspend amdgpu_mes_suspend_resume_all_supported amdgpu_mes_unlock amdgpu_mes_unmap_legacy_queue amdgpu_mes_update_enforce_isolation amdgpu_mes_wreg amdgpu_mm_rdoorbell amdgpu_mm_rdoorbell64 amdgpu_mm_rreg8 amdgpu_mm_wdoorbell amdgpu_mm_wdoorbell64 amdgpu_mm_wreg8 amdgpu_mm_wreg_mmio_rlc amdgpu_mmhub_ras_sw_init amdgpu_mode_dumb_create amdgpu_mode_dumb_mmap amdgpu_move_blit amdgpu_mux_resubmit_chunks amdgpu_mux_resubmit_fallback amdgpu_nbio_get_pcie_replay_count amdgpu_nbio_ras_late_init amdgpu_nbio_ras_sw_init amdgpu_od_set_fini amdgpu_od_set_init amdgpu_panel_mode_fixup amdgpu_parse_clk_voltage_dep_table amdgpu_parse_extended_power_table amdgpu_pasid_alloc amdgpu_pasid_free amdgpu_pasid_free_cb amdgpu_pasid_free_delayed amdgpu_pci_error_detected amdgpu_pci_mmio_enabled amdgpu_pci_probe amdgpu_pci_remove amdgpu_pci_resume amdgpu_pci_shutdown amdgpu_pci_slot_reset amdgpu_perf_add amdgpu_perf_del amdgpu_perf_event_init amdgpu_perf_read amdgpu_perf_start amdgpu_perf_stop amdgpu_persistent_edc_harvesting_supported amdgpu_pll_compute amdgpu_pll_get_fb_ref_div amdgpu_pll_get_shared_dp_ppll amdgpu_pll_get_shared_nondp_ppll amdgpu_pll_get_use_mask amdgpu_pll_reduce_ratio amdgpu_pm_acpi_event_handler amdgpu_pm_get_access amdgpu_pm_get_access_if_active amdgpu_pm_load_smu_firmware amdgpu_pm_metrics_attr_update amdgpu_pm_policy_attr_visible amdgpu_pm_print_power_states amdgpu_pm_prv_buffer_read amdgpu_pm_put_access amdgpu_pm_sysfs_fini amdgpu_pm_sysfs_init amdgpu_pmops_complete amdgpu_pmops_freeze amdgpu_pmops_poweroff amdgpu_pmops_prepare amdgpu_pmops_restore amdgpu_pmops_resume amdgpu_pmops_runtime_idle amdgpu_pmops_runtime_resume amdgpu_pmops_runtime_suspend amdgpu_pmops_suspend amdgpu_pmops_suspend_noirq amdgpu_pmops_thaw amdgpu_pmu_event_show amdgpu_pmu_fini amdgpu_pmu_init amdgpu_preempt_mgr_del amdgpu_preempt_mgr_fini amdgpu_preempt_mgr_init amdgpu_preempt_mgr_new amdgpu_psp_get_ras_capability amdgpu_psp_tos_reload_needed amdgpu_psp_vbflash_read amdgpu_psp_vbflash_status amdgpu_psp_vbflash_write amdgpu_psp_wait_for_bootloader amdgpu_put_xgmi_hive amdgpu_queue_mask_bit_to_mec_queue amdgpu_queue_mask_bit_to_set_resource_bit amdgpu_rap_debugfs_init amdgpu_rap_debugfs_write amdgpu_ras_aca_sysfs_read amdgpu_ras_acquire_event_id amdgpu_ras_add_bad_pages amdgpu_ras_badpages_read amdgpu_ras_bind_aca amdgpu_ras_block_late_fini amdgpu_ras_block_late_init amdgpu_ras_boot_time_error_reporting amdgpu_ras_check_bad_page amdgpu_ras_check_supported amdgpu_ras_clear_err_state amdgpu_ras_counte_dw amdgpu_ras_create_obj amdgpu_ras_debugfs_create_all amdgpu_ras_debugfs_ctrl_write amdgpu_ras_debugfs_eeprom_size_read amdgpu_ras_debugfs_eeprom_table_read amdgpu_ras_debugfs_eeprom_write amdgpu_ras_debugfs_read amdgpu_ras_debugfs_set_ret_size amdgpu_ras_debugfs_table_size amdgpu_ras_disable_all_features amdgpu_ras_do_page_retirement amdgpu_ras_do_recovery amdgpu_ras_eeprom_append amdgpu_ras_eeprom_append_table amdgpu_ras_eeprom_check amdgpu_ras_eeprom_check_err_threshold amdgpu_ras_eeprom_init amdgpu_ras_eeprom_max_record_count amdgpu_ras_eeprom_read amdgpu_ras_eeprom_reset_table amdgpu_ras_eeprom_update_header amdgpu_ras_error_data_fini amdgpu_ras_error_data_init amdgpu_ras_error_generate_report amdgpu_ras_error_get_info amdgpu_ras_error_inject amdgpu_ras_error_inject_xgmi amdgpu_ras_error_statistic_ce_count amdgpu_ras_error_statistic_de_count amdgpu_ras_error_statistic_ue_count amdgpu_ras_event_log_print amdgpu_ras_feature_enable amdgpu_ras_feature_enable_on_boot amdgpu_ras_find_obj amdgpu_ras_fini amdgpu_ras_fs_init amdgpu_ras_get_aca_debug_mode amdgpu_ras_get_context amdgpu_ras_get_error_query_mode amdgpu_ras_get_error_type_name amdgpu_ras_get_fed_status amdgpu_ras_get_ras_block amdgpu_ras_global_ras_isr amdgpu_ras_in_recovery amdgpu_ras_init amdgpu_ras_init_badpage_info amdgpu_ras_inst_get_err_cnt_field amdgpu_ras_inst_get_memory_id_field amdgpu_ras_inst_query_ras_error_count amdgpu_ras_inst_reset_ras_error_count amdgpu_ras_instance_mask_check amdgpu_ras_interrupt_add_handler amdgpu_ras_interrupt_dispatch amdgpu_ras_interrupt_fatal_error_handler amdgpu_ras_interrupt_poison_consumption_handler amdgpu_ras_interrupt_process_handler amdgpu_ras_interrupt_remove_handler amdgpu_ras_interrupt_umc_handler amdgpu_ras_is_err_state amdgpu_ras_is_poison_mode_supported amdgpu_ras_is_rma amdgpu_ras_is_supported amdgpu_ras_late_init amdgpu_ras_load_bad_pages amdgpu_ras_log_on_err_counter amdgpu_ras_mark_ras_event_caller amdgpu_ras_mca2pa_by_idx amdgpu_ras_need_emergency_restart amdgpu_ras_page_retirement_thread amdgpu_ras_poison_creation_handler amdgpu_ras_pre_fini amdgpu_ras_put_poison_req amdgpu_ras_query_boot_status amdgpu_ras_query_err_status amdgpu_ras_query_error_count amdgpu_ras_query_error_count_helper amdgpu_ras_query_error_status amdgpu_ras_query_error_status_helper amdgpu_ras_query_error_status_with_event amdgpu_ras_recovery_fini amdgpu_ras_recovery_init amdgpu_ras_register_ras_block amdgpu_ras_reserve_page amdgpu_ras_reset_error_count amdgpu_ras_reset_error_status amdgpu_ras_reset_gpu amdgpu_ras_resume amdgpu_ras_save_bad_pages amdgpu_ras_schedule_retirement_dwork amdgpu_ras_set_aca_debug_mode amdgpu_ras_set_context amdgpu_ras_set_err_poison amdgpu_ras_set_error_query_ready amdgpu_ras_set_fed amdgpu_ras_set_mca_debug_mode amdgpu_ras_suspend amdgpu_ras_sysfs_badpages_read amdgpu_ras_sysfs_create amdgpu_ras_sysfs_event_state_show amdgpu_ras_sysfs_features_read amdgpu_ras_sysfs_read amdgpu_ras_sysfs_remove amdgpu_ras_sysfs_schema_show amdgpu_ras_sysfs_version_show amdgpu_ras_unbind_aca amdgpu_read_bios amdgpu_read_bios_from_rom amdgpu_read_bios_from_vram amdgpu_read_mask amdgpu_read_platform_bios amdgpu_reg_state_sysfs_fini amdgpu_reg_state_sysfs_init amdgpu_register_atpx_handler amdgpu_register_gpu_instance amdgpu_release_ras_context amdgpu_res_cpu_visible amdgpu_reserve_page_direct amdgpu_reset_create_reset_domain amdgpu_reset_destroy_reset_domain amdgpu_reset_do_xgmi_reset_on_init amdgpu_reset_fini amdgpu_reset_get_desc amdgpu_reset_in_recovery amdgpu_reset_init amdgpu_reset_perform_reset amdgpu_reset_prepare_hwcontext amdgpu_reset_xgmi_reset_on_init_perform_reset amdgpu_reset_xgmi_reset_on_init_prep_hwctxt amdgpu_reset_xgmi_reset_on_init_restore_hwctxt amdgpu_ring_alloc amdgpu_ring_commit amdgpu_ring_emit_reg_write_reg_wait_helper amdgpu_ring_fini amdgpu_ring_generic_pad_ib amdgpu_ring_ib_begin amdgpu_ring_ib_end amdgpu_ring_ib_on_emit_ce amdgpu_ring_ib_on_emit_cntl amdgpu_ring_ib_on_emit_de amdgpu_ring_init amdgpu_ring_init_mqd amdgpu_ring_insert_nop amdgpu_ring_max_ibs amdgpu_ring_mux_add_sw_ring amdgpu_ring_mux_end_ib amdgpu_ring_mux_fini amdgpu_ring_mux_get_rptr amdgpu_ring_mux_get_wptr amdgpu_ring_mux_ib_mark_offset amdgpu_ring_mux_init amdgpu_ring_mux_set_wptr amdgpu_ring_mux_start_ib amdgpu_ring_sched_ready amdgpu_ring_soft_recovery amdgpu_ring_test_helper amdgpu_ring_undo amdgpu_ring_write_multiple amdgpu_sa_bo_dump_debug_info amdgpu_sa_bo_free amdgpu_sa_bo_manager_fini amdgpu_sa_bo_manager_init amdgpu_sa_bo_new amdgpu_sched_ioctl amdgpu_sdma_destroy_inst_ctx amdgpu_sdma_get_csa_mc_addr amdgpu_sdma_get_index_from_ring amdgpu_sdma_get_instance_from_ring amdgpu_sdma_get_shared_ring amdgpu_sdma_init_microcode amdgpu_sdma_is_shared_inv_eng amdgpu_sdma_process_ecc_irq amdgpu_sdma_process_ras_data_cb amdgpu_sdma_ras_late_init amdgpu_sdma_ras_sw_init amdgpu_sdma_register_on_reset_callbacks amdgpu_sdma_reset_engine amdgpu_sdma_sysfs_reset_mask_fini amdgpu_sdma_sysfs_reset_mask_init amdgpu_securedisplay_debugfs_init amdgpu_securedisplay_debugfs_write amdgpu_seq64_alloc amdgpu_seq64_fini amdgpu_seq64_free amdgpu_seq64_init amdgpu_seq64_map amdgpu_seq64_unmap amdgpu_set_apu_thermal_cap amdgpu_set_gfx_off_residency amdgpu_set_init_level amdgpu_set_pm_policy_attr amdgpu_set_power_dpm_force_performance_level amdgpu_set_power_dpm_state amdgpu_set_pp_dpm_dcefclk amdgpu_set_pp_dpm_dclk amdgpu_set_pp_dpm_dclk1 amdgpu_set_pp_dpm_fclk amdgpu_set_pp_dpm_mclk amdgpu_set_pp_dpm_pcie amdgpu_set_pp_dpm_sclk amdgpu_set_pp_dpm_socclk amdgpu_set_pp_dpm_vclk amdgpu_set_pp_dpm_vclk1 amdgpu_set_pp_features amdgpu_set_pp_force_state amdgpu_set_pp_mclk_od amdgpu_set_pp_od_clk_voltage amdgpu_set_pp_power_profile_mode amdgpu_set_pp_sclk_od amdgpu_set_pp_table amdgpu_set_smartshift_bias amdgpu_set_thermal_throttling_logging amdgpu_show_fdinfo amdgpu_show_reset_mask amdgpu_smu_stb_debug_fs_init amdgpu_soc15_read_bios_from_rom amdgpu_sriov_rreg amdgpu_sriov_wreg amdgpu_sriov_xnack_support amdgpu_sw_ring_get_rptr_gfx amdgpu_sw_ring_get_wptr_gfx amdgpu_sw_ring_ib_begin amdgpu_sw_ring_ib_end amdgpu_sw_ring_ib_mark_offset amdgpu_sw_ring_insert_nop amdgpu_sw_ring_name amdgpu_sw_ring_priority amdgpu_sw_ring_set_wptr_gfx amdgpu_switcheroo_can_switch amdgpu_switcheroo_set_state amdgpu_sync_clone amdgpu_sync_create amdgpu_sync_entry_free amdgpu_sync_fence amdgpu_sync_fini amdgpu_sync_free amdgpu_sync_get_fence amdgpu_sync_init amdgpu_sync_kfd amdgpu_sync_move amdgpu_sync_peek_fence amdgpu_sync_push_to_job amdgpu_sync_resv amdgpu_sync_wait amdgpu_syncobj_lookup_and_add amdgpu_sysfs_reg_state_get amdgpu_ta_if_debugfs_init amdgpu_tlb_fence_get_driver_name amdgpu_tlb_fence_get_timeline_name amdgpu_tlb_fence_work amdgpu_ttm_access_memory amdgpu_ttm_access_memory_sdma amdgpu_ttm_alloc_gart amdgpu_ttm_backend_bind amdgpu_ttm_backend_destroy amdgpu_ttm_backend_unbind amdgpu_ttm_bo_eviction_valuable amdgpu_ttm_clear_buffer amdgpu_ttm_copy_mem_to_mem amdgpu_ttm_debugfs_init amdgpu_ttm_domain_start amdgpu_ttm_evict_resources amdgpu_ttm_fill_mem amdgpu_ttm_fini amdgpu_ttm_gart_bind amdgpu_ttm_init amdgpu_ttm_io_mem_pfn amdgpu_ttm_io_mem_reserve amdgpu_ttm_map_buffer amdgpu_ttm_page_pool_open amdgpu_ttm_page_pool_show amdgpu_ttm_pools_init amdgpu_ttm_recover_gart amdgpu_ttm_reserve_tmr amdgpu_ttm_set_buffer_funcs_status amdgpu_ttm_tt_affect_userptr amdgpu_ttm_tt_create amdgpu_ttm_tt_discard_user_pages amdgpu_ttm_tt_get_user_pages amdgpu_ttm_tt_get_user_pages_done amdgpu_ttm_tt_get_usermm amdgpu_ttm_tt_get_userptr amdgpu_ttm_tt_is_readonly amdgpu_ttm_tt_is_userptr amdgpu_ttm_tt_pde_flags amdgpu_ttm_tt_populate amdgpu_ttm_tt_pte_flags amdgpu_ttm_tt_set_user_pages amdgpu_ttm_tt_set_userptr amdgpu_ttm_tt_unpopulate amdgpu_ttm_vram_mm_access amdgpu_ttm_vram_read amdgpu_ttm_vram_write amdgpu_ucode_create_bo amdgpu_ucode_free_bo amdgpu_ucode_get_load_type amdgpu_ucode_hdr_version amdgpu_ucode_init_bo amdgpu_ucode_init_single_fw amdgpu_ucode_ip_version_decode amdgpu_ucode_legacy_naming amdgpu_ucode_name amdgpu_ucode_print_common_hdr amdgpu_ucode_print_gfx_hdr amdgpu_ucode_print_gpu_info_hdr amdgpu_ucode_print_mc_hdr amdgpu_ucode_print_psp_hdr amdgpu_ucode_print_rlc_hdr amdgpu_ucode_print_sdma_hdr amdgpu_ucode_print_smc_hdr amdgpu_ucode_release amdgpu_ucode_request amdgpu_ucode_sys_visible amdgpu_ucode_sysfs_fini amdgpu_ucode_sysfs_init amdgpu_umc_fill_error_record amdgpu_umc_handle_bad_pages amdgpu_umc_logs_ecc_err amdgpu_umc_lookup_bad_pages_in_a_row amdgpu_umc_loop_all_aid amdgpu_umc_loop_channels amdgpu_umc_mca_to_addr amdgpu_umc_page_retirement_mca amdgpu_umc_pages_in_a_row amdgpu_umc_pasid_poison_handler amdgpu_umc_poison_handler amdgpu_umc_process_ecc_irq amdgpu_umc_process_ras_data_cb amdgpu_umc_ras_late_init amdgpu_umc_ras_sw_init amdgpu_umc_update_ecc_status amdgpu_umsch_fwlog_init amdgpu_umsch_mm_allocate_ucode_buffer amdgpu_umsch_mm_allocate_ucode_data_buffer amdgpu_umsch_mm_init_microcode amdgpu_umsch_mm_psp_execute_cmd_buf amdgpu_umsch_mm_query_fence amdgpu_umsch_mm_ring_init amdgpu_umsch_mm_submit_pkt amdgpu_unmap_static_csa amdgpu_unregister_atpx_handler amdgpu_unregister_gpu_instance amdgpu_uvd_create_msg_bo_helper amdgpu_uvd_cs_msg amdgpu_uvd_cs_msg_decode amdgpu_uvd_cs_packets amdgpu_uvd_cs_pass1 amdgpu_uvd_cs_pass2 amdgpu_uvd_entity_init amdgpu_uvd_free_handles amdgpu_uvd_get_create_msg amdgpu_uvd_get_destroy_msg amdgpu_uvd_idle_work_handler amdgpu_uvd_prepare_suspend amdgpu_uvd_resume amdgpu_uvd_ring_begin_use amdgpu_uvd_ring_end_use amdgpu_uvd_ring_parse_cs amdgpu_uvd_ring_test_ib amdgpu_uvd_send_msg amdgpu_uvd_suspend amdgpu_uvd_sw_fini amdgpu_uvd_sw_init amdgpu_uvd_used_handles amdgpu_vce_cs_reloc amdgpu_vce_entity_init amdgpu_vce_free_handles amdgpu_vce_get_destroy_msg amdgpu_vce_get_ring_prio amdgpu_vce_idle_work_handler amdgpu_vce_resume amdgpu_vce_ring_begin_use amdgpu_vce_ring_emit_fence amdgpu_vce_ring_emit_ib amdgpu_vce_ring_end_use amdgpu_vce_ring_parse_cs amdgpu_vce_ring_parse_cs_vm amdgpu_vce_ring_test_ib amdgpu_vce_ring_test_ring amdgpu_vce_suspend amdgpu_vce_sw_fini amdgpu_vce_sw_init amdgpu_vce_validate_handle amdgpu_vcn_dec_ring_test_ib amdgpu_vcn_dec_ring_test_ring amdgpu_vcn_dec_send_msg amdgpu_vcn_dec_sw_ring_test_ib amdgpu_vcn_dec_sw_ring_test_ring amdgpu_vcn_dec_sw_send_msg amdgpu_vcn_early_init amdgpu_vcn_enc_ring_test_ib amdgpu_vcn_enc_ring_test_ring amdgpu_vcn_fwlog_init amdgpu_vcn_get_enc_ring_prio amdgpu_vcn_idle_work_handler amdgpu_vcn_is_disabled_vcn amdgpu_vcn_process_poison_irq amdgpu_vcn_psp_update_sram amdgpu_vcn_ras_late_init amdgpu_vcn_ras_sw_init amdgpu_vcn_resume amdgpu_vcn_ring_begin_use amdgpu_vcn_ring_end_use amdgpu_vcn_save_vcpu_bo amdgpu_vcn_save_vcpu_bo_inst amdgpu_vcn_setup_ucode amdgpu_vcn_suspend amdgpu_vcn_sw_fini amdgpu_vcn_sw_init amdgpu_vcn_sysfs_reset_mask_fini amdgpu_vcn_sysfs_reset_mask_init amdgpu_vcn_unified_ring_ib_header amdgpu_vcn_unified_ring_test_ib amdgpu_vf_error_put amdgpu_vf_error_trans_all amdgpu_virt_add_bad_page amdgpu_virt_alloc_mm_table amdgpu_virt_cache_host_error_counts amdgpu_virt_disable_access_debugfs amdgpu_virt_enable_access_debugfs amdgpu_virt_exchange_data amdgpu_virt_fini_data_exchange amdgpu_virt_free_mm_table amdgpu_virt_fw_load_skip_check amdgpu_virt_get_ras_capability amdgpu_virt_get_rlcg_reg_access_flag amdgpu_virt_get_sriov_vf_mode amdgpu_virt_init amdgpu_virt_init_data_exchange amdgpu_virt_init_setting amdgpu_virt_mmio_blocked amdgpu_virt_post_reset amdgpu_virt_pre_reset amdgpu_virt_ras_telemetry_block_en amdgpu_virt_ras_telemetry_post_reset amdgpu_virt_rcvd_ras_interrupt amdgpu_virt_read_pf2vf_data amdgpu_virt_ready_to_reset amdgpu_virt_release_full_gpu amdgpu_virt_release_ras_err_handler_data amdgpu_virt_req_ras_cper_dump amdgpu_virt_req_ras_cper_dump_internal amdgpu_virt_req_ras_err_count amdgpu_virt_request_full_gpu amdgpu_virt_request_init_data amdgpu_virt_reset_gpu amdgpu_virt_rlcg_reg_rw amdgpu_virt_update_sriov_video_codec amdgpu_virt_update_vf2pf_work_item amdgpu_virt_wait_reset amdgpu_virt_write_vf2pf_data amdgpu_vkms_cleanup_fb amdgpu_vkms_conn_get_modes amdgpu_vkms_crtc_atomic_disable amdgpu_vkms_crtc_atomic_enable amdgpu_vkms_crtc_atomic_flush amdgpu_vkms_disable_vblank amdgpu_vkms_enable_vblank amdgpu_vkms_get_vblank_timestamp amdgpu_vkms_hw_fini amdgpu_vkms_hw_init amdgpu_vkms_is_idle amdgpu_vkms_plane_atomic_check amdgpu_vkms_plane_atomic_update amdgpu_vkms_prepare_fb amdgpu_vkms_resume amdgpu_vkms_set_clockgating_state amdgpu_vkms_set_powergating_state amdgpu_vkms_suspend amdgpu_vkms_sw_fini amdgpu_vkms_sw_init amdgpu_vkms_vblank_simulate amdgpu_vm_add_prt_cb amdgpu_vm_adjust_size amdgpu_vm_bo_add amdgpu_vm_bo_base_init amdgpu_vm_bo_clear_mappings amdgpu_vm_bo_del amdgpu_vm_bo_evicted amdgpu_vm_bo_find amdgpu_vm_bo_idle amdgpu_vm_bo_insert_map amdgpu_vm_bo_invalidate amdgpu_vm_bo_lookup_mapping amdgpu_vm_bo_map amdgpu_vm_bo_move amdgpu_vm_bo_moved amdgpu_vm_bo_relocated amdgpu_vm_bo_replace_map amdgpu_vm_bo_trace_cs amdgpu_vm_bo_unmap amdgpu_vm_bo_update amdgpu_vm_bo_update_shared amdgpu_vm_check_compute_bug amdgpu_vm_clear_freed amdgpu_vm_cpu_commit amdgpu_vm_cpu_map_table amdgpu_vm_cpu_prepare amdgpu_vm_cpu_update amdgpu_vm_evictable amdgpu_vm_fini amdgpu_vm_flush amdgpu_vm_flush_compute_tlb amdgpu_vm_generation amdgpu_vm_get_memory amdgpu_vm_get_task_info_pasid amdgpu_vm_get_task_info_vm amdgpu_vm_handle_fault amdgpu_vm_handle_moved amdgpu_vm_init amdgpu_vm_init_entities amdgpu_vm_ioctl amdgpu_vm_is_bo_always_valid amdgpu_vm_it_augment_rotate amdgpu_vm_it_insert amdgpu_vm_it_iter_next amdgpu_vm_it_remove amdgpu_vm_it_subtree_search amdgpu_vm_lock_pd amdgpu_vm_make_compute amdgpu_vm_manager_fini amdgpu_vm_manager_init amdgpu_vm_map_gart amdgpu_vm_move_to_lru_tail amdgpu_vm_need_pipeline_sync amdgpu_vm_pde_update amdgpu_vm_prt_cb amdgpu_vm_prt_get amdgpu_vm_pt_clear amdgpu_vm_pt_create amdgpu_vm_pt_descendant amdgpu_vm_pt_free amdgpu_vm_pt_free_list amdgpu_vm_pt_free_root amdgpu_vm_pt_map_tables amdgpu_vm_pt_next_dfs amdgpu_vm_pt_num_entries amdgpu_vm_pt_sibling amdgpu_vm_pte_update_flags amdgpu_vm_ptes_update amdgpu_vm_put_task_info amdgpu_vm_ready amdgpu_vm_sdma_alloc_job amdgpu_vm_sdma_commit amdgpu_vm_sdma_map_table amdgpu_vm_sdma_prepare amdgpu_vm_sdma_update amdgpu_vm_set_pasid amdgpu_vm_set_task_info amdgpu_vm_tlb_fence_create amdgpu_vm_tlb_seq_cb amdgpu_vm_update_fault_cache amdgpu_vm_update_pdes amdgpu_vm_update_range amdgpu_vm_update_stats amdgpu_vm_update_stats_locked amdgpu_vm_validate amdgpu_vm_verify_parameters amdgpu_vm_wait_idle amdgpu_vmid_alloc_reserved amdgpu_vmid_free_reserved amdgpu_vmid_grab amdgpu_vmid_grab_idle amdgpu_vmid_grab_reserved amdgpu_vmid_had_gpu_reset amdgpu_vmid_mgr_fini amdgpu_vmid_mgr_init amdgpu_vmid_reset amdgpu_vmid_reset_all amdgpu_vmid_uses_reserved amdgpu_vpe_configure_dpm amdgpu_vpe_init_microcode amdgpu_vpe_psp_update_sram amdgpu_vpe_ring_fini amdgpu_vpe_ring_init amdgpu_vpe_sysfs_reset_mask_fini amdgpu_vpe_sysfs_reset_mask_init amdgpu_vram_attrs_is_visible amdgpu_vram_mgr_alloc_sgt amdgpu_vram_mgr_bo_visible_size amdgpu_vram_mgr_compatible amdgpu_vram_mgr_debug amdgpu_vram_mgr_del amdgpu_vram_mgr_do_reserve amdgpu_vram_mgr_fini amdgpu_vram_mgr_free_sgt amdgpu_vram_mgr_init amdgpu_vram_mgr_intersects amdgpu_vram_mgr_new amdgpu_vram_mgr_query_page_status amdgpu_vram_mgr_reserve_range amdgpu_vram_mgr_vis_usage amdgpu_xcp_cfg_sysfs_fini amdgpu_xcp_cfg_sysfs_init amdgpu_xcp_dev_register amdgpu_xcp_dev_unplug amdgpu_xcp_get_inst_details amdgpu_xcp_get_partition amdgpu_xcp_init amdgpu_xcp_mgr_init amdgpu_xcp_open_device amdgpu_xcp_prepare_resume amdgpu_xcp_prepare_suspend amdgpu_xcp_query_partition_mode amdgpu_xcp_release_sched amdgpu_xcp_res_sysfs_num_inst_show amdgpu_xcp_res_sysfs_num_shared_show amdgpu_xcp_restore_partition_mode amdgpu_xcp_resume amdgpu_xcp_run_transition amdgpu_xcp_suspend amdgpu_xcp_switch_partition_mode amdgpu_xgmi_add_device amdgpu_xgmi_early_init amdgpu_xgmi_get_bandwidth amdgpu_xgmi_get_hops_count amdgpu_xgmi_get_is_sharing_enabled amdgpu_xgmi_get_relative_phy_addr amdgpu_xgmi_hive_release amdgpu_xgmi_legacy_query_ras_error_count amdgpu_xgmi_query_ras_error_count amdgpu_xgmi_ras_late_init amdgpu_xgmi_ras_sw_init amdgpu_xgmi_remove_device amdgpu_xgmi_request_nps_change amdgpu_xgmi_reset_on_init amdgpu_xgmi_reset_on_init_work amdgpu_xgmi_reset_ras_error_count amdgpu_xgmi_same_hive amdgpu_xgmi_set_pstate amdgpu_xgmi_show_attrs amdgpu_xgmi_show_connected_port_num amdgpu_xgmi_show_device_id amdgpu_xgmi_show_error amdgpu_xgmi_show_num_hops amdgpu_xgmi_show_num_links amdgpu_xgmi_show_physical_id amdgpu_xgmi_sysfs_add_dev_info amdgpu_xgmi_update_topology amdkfd_fence_check_mm amdkfd_fence_enable_signaling amdkfd_fence_get_driver_name amdkfd_fence_get_timeline_name amdkfd_fence_release amdkfd_fence_wait_timeout apg31_construct apg31_disable apg31_enable apg31_se_audio_setup apply_DEDCN21_142_wa_for_hostvm_deadline apply_ctx_interdependent_lock apply_delay_after_dpcd_poweroff apply_dsc_policy_for_stream apply_synaptics_fifo_reset_wa aqua_vanjaram_doorbell_index_init aqua_vanjaram_encode_ext_smn_addressing aqua_vanjaram_get_reg_state aqua_vanjaram_get_xcp_ip_details aqua_vanjaram_get_xcp_mem_id aqua_vanjaram_get_xcp_res_info aqua_vanjaram_init_soc_config aqua_vanjaram_ip_map_init aqua_vanjaram_logical_to_dev_inst aqua_vanjaram_logical_to_dev_mask aqua_vanjaram_query_partition_mode aqua_vanjaram_read_pcie_state aqua_vanjaram_read_usr_state aqua_vanjaram_select_scheds aqua_vanjaram_set_xcp_id aqua_vanjaram_switch_partition_mode aqua_vanjaram_update_partition_sched_list aqua_vanjaram_xcp_gpu_sched_update arct_reg_base_init arcturus_dpm_set_vcn_enable arcturus_emit_clk_levels arcturus_force_clk_levels arcturus_get_allowed_feature_mask arcturus_get_current_clk_freq_by_table arcturus_get_fan_parameters arcturus_get_fan_speed_pwm arcturus_get_fan_speed_rpm arcturus_get_gpu_metrics arcturus_get_power_limit arcturus_get_power_profile_mode arcturus_get_smu_metrics_data arcturus_get_thermal_temperature_range arcturus_get_unique_id arcturus_i2c_control_fini arcturus_i2c_control_init arcturus_i2c_func arcturus_i2c_xfer arcturus_init_smc_tables arcturus_is_dpm_running arcturus_log_thermal_throttling_event arcturus_populate_umd_state_clk arcturus_read_sensor arcturus_run_btc arcturus_select_plpd_policy arcturus_set_default_dpm_table arcturus_set_df_cstate arcturus_set_fan_speed_pwm arcturus_set_fan_speed_rpm arcturus_set_performance_level arcturus_set_power_profile_mode arcturus_set_power_profile_mode_coeff arcturus_set_ppt_funcs arcturus_setup_pptable arcturus_upload_dpm_level asic_internal_ss_get_ss_asignment assign_pipes_to_plane assign_subvp_pipe athub_v1_0_get_clockgating athub_v1_0_set_clockgating athub_v2_0_get_clockgating athub_v2_0_set_clockgating athub_v2_1_get_clockgating athub_v2_1_set_clockgating athub_v3_0_get_cg_cntl athub_v3_0_get_clockgating athub_v3_0_set_cg_cntl athub_v3_0_set_clockgating athub_v4_1_0_get_cg_cntl athub_v4_1_0_get_clockgating athub_v4_1_0_set_cg_cntl athub_v4_1_0_set_clockgating atom_find_str_in_rom atom_get_src_direct atom_get_src_int atom_get_vbios_name atom_get_vbios_version atom_iio_execute atom_op_add atom_op_and atom_op_beep atom_op_calltable atom_op_clear atom_op_compare atom_op_debug atom_op_delay atom_op_div atom_op_div32 atom_op_eot atom_op_jump atom_op_mask atom_op_move atom_op_mul atom_op_mul32 atom_op_nop atom_op_or atom_op_postcard atom_op_processds atom_op_repeat atom_op_restorereg atom_op_savereg atom_op_setdatablock atom_op_setfbbase atom_op_setport atom_op_setregblock atom_op_shift_left atom_op_shift_right atom_op_shl atom_op_shr atom_op_sub atom_op_switch atom_op_test atom_op_xor atom_put_dst atomctrl_get_avfs_information atomctrl_get_dfs_pll_dividers_vi atomctrl_get_edc_hilo_leakage_offset_table atomctrl_get_edc_leakage_table atomctrl_get_engine_clock_spread_spectrum atomctrl_get_engine_pll_dividers_ai atomctrl_get_engine_pll_dividers_kong atomctrl_get_engine_pll_dividers_vi atomctrl_get_leakage_id_from_efuse atomctrl_get_leakage_vddc_base_on_leakage atomctrl_get_memory_clock_spread_spectrum atomctrl_get_memory_pll_dividers_ai atomctrl_get_memory_pll_dividers_si atomctrl_get_memory_pll_dividers_vi atomctrl_get_mpll_reference_clock atomctrl_get_pp_assign_pin atomctrl_get_reference_clock atomctrl_get_smc_sclk_range_table atomctrl_get_svi2_info atomctrl_get_vddc_shared_railinfo atomctrl_get_voltage_evv atomctrl_get_voltage_evv_on_sclk atomctrl_get_voltage_evv_on_sclk_ai atomctrl_get_voltage_range atomctrl_get_voltage_table_v3 atomctrl_initialize_mc_reg_table atomctrl_initialize_mc_reg_table_v2_2 atomctrl_is_asic_internal_ss_supported atomctrl_is_voltage_controlled_by_gpio_v3 atomctrl_read_efuse atomctrl_retrieve_ac_timing atomctrl_set_ac_timing_ai atomctrl_set_engine_dram_timings_rv770 atomctrl_set_mc_reg_address_table aux_hpd_discon_callback available_memory_partition_show backup_planes_and_stream_state baco_program_registers base_addr_show bios_get_atom_dc_golden_table bios_get_board_layout_info bios_get_image bios_is_accelerated_mode bios_parser2_construct bios_parser_adjust_pixel_clock bios_parser_construct bios_parser_create bios_parser_create_integrated_info bios_parser_enable_crtc bios_parser_enable_disp_power_gating bios_parser_enable_lvtma_control bios_parser_enable_spread_spectrum_on_ppll bios_parser_encoder_control bios_parser_get_connector_id bios_parser_get_connector_speed_cap_info bios_parser_get_connectors_number bios_parser_get_device_tag bios_parser_get_disp_connector_caps_info bios_parser_get_embedded_panel_info bios_parser_get_encoder_cap_info bios_parser_get_firmware_info bios_parser_get_gpio_pin_info bios_parser_get_hpd_info bios_parser_get_i2c_info bios_parser_get_lttpr_caps bios_parser_get_lttpr_interop bios_parser_get_soc_bb_info bios_parser_get_spread_spectrum_info bios_parser_get_src_obj bios_parser_get_ss_entry_number bios_parser_get_vram_info bios_parser_is_accelerated_mode bios_parser_is_device_id_supported bios_parser_pack_data_tables bios_parser_program_crtc_timing bios_parser_program_display_engine_pll bios_parser_set_dce_clock bios_parser_set_pixel_clock bios_parser_set_scratch_critical_state bios_parser_transmitter_control bios_set_scratch_acc_mode_change bios_set_scratch_critical_state build_audio_output build_coefficients build_custom_float build_dmub_update_dirty_rect build_evenly_distributed_points build_fams2_meta_per_stream build_min_clk_table_fine_grained build_prescale_params build_synchronized_timing_groups build_unoptimized_policy_settings build_vrr_infopacket_data_v1 build_vrr_infopacket_v3 bw_calcs bw_calcs_data_update_from_pplib bw_calcs_init bw_ceil2 bw_floor2 bw_frc_to_fixed bw_int_to_fixed_nonconst bw_mul cache_ip_soc_cfg cail_mc_read cail_mc_write cail_pll_read cail_pll_write cail_reg_read cail_reg_write calc_pll_max_vco_construct calc_rc_params calculate_adjust_recout_for_visual_confirm calculate_available_hblank_bw_in_symbols calculate_avg_bandwidth_required calculate_bandwidth calculate_bandwidth_available calculate_bytes_to_fetch_required_to_hide_latency calculate_cursor_req_attributes calculate_excess_vactive_bandwidth_required calculate_first_second_splitting calculate_init_and_vp calculate_inits_and_viewports calculate_lowest_supported_state_for_temp_read calculate_mall_bw_overhead_factor calculate_mapped_value calculate_mcache_setting calculate_net_bw_in_kbytes_sec calculate_net_bw_in_mbytes_sec calculate_odm_slice_in_timing_active calculate_peak_bandwidth_required calculate_phy_pix_clks calculate_pixel_clock_pll_dividers calculate_pstate_keepout_dst_lines calculate_recout calculate_replay_link_off_frame_count calculate_required_audio_bw_in_symbols calculate_ss calculate_svp_prefetch_minimums calculate_system_active_minimums calculate_vactive_det_fill_latency calculate_vready_offset_for_group calculate_wm_set_for_vlevel call_dml_mode_support_and_programming can_use_dio_link_hwss can_use_dpia_link_hwss can_use_hpo_dp_link_hwss capabilities_open check_ake_cert_available check_atom_bios check_audio_bandwidth_dp check_audio_bandwidth_hdmi check_device_count check_dp2p0_output_encoder check_h_prime_available check_hdcp2_capable check_link_integrity_failure_dp check_pairing_info_available check_preemption_failed_v9_4_3 check_reauthentication_request check_stream_ready_available check_subvp_sw_cursor_fallback_req check_syncd_pipes_for_disabled_master_pipe check_update_surfaces_for_stream check_urgent_bandwidth_support checkpoint_mqd_sdma ci_baco_set_state ci_calculate_mclk_params ci_convert_mc_reg_table_to_smc ci_copy_bytes_to_smc ci_get_mac_definition ci_get_offsetof ci_get_std_voltage_value_sidd ci_init_smc_table ci_initialize_mc_reg_table ci_is_dpm_running ci_is_smc_ram_running ci_load_smc_ucode ci_populate_all_graphic_levels ci_populate_all_memory_levels ci_populate_bapm_vddc_vid_sidd ci_populate_initial_mc_reg_table ci_populate_pm_fuses ci_populate_single_memory_level ci_populate_smc_acpi_level ci_populate_smc_voltage_tables ci_process_firmware_header ci_program_memory_timing_parameters ci_send_msg_to_smc ci_send_msg_to_smc_with_parameter ci_set_mc_special_registers ci_set_smc_sram_address ci_smu_fini ci_smu_init ci_start_smu ci_stop_smc ci_thermal_setup_fan_table ci_update_dpm_settings ci_update_sclk_threshold ci_update_smc_table ci_upload_firmware cik_event_interrupt_isr cik_event_interrupt_wq clamp_uclk_to_max clean_up_dsc_blocks clk_mgr_exit_optimized_pwr_state clk_mgr_helper_get_active_display_cnt clk_mgr_helper_get_active_plane_cnt clk_mgr_optimize_pwr_state cm3_helper_convert_to_custom_float cm3_helper_translate_curve_to_hw_format cm_helper_convert_to_custom_float cm_helper_program_color_matrices cm_helper_program_gamcor_xfer_func cm_helper_program_xfer_func cm_helper_read_color_matrices cm_helper_translate_curve_to_degamma_hw_format cm_helper_translate_curve_to_hw_format color_space_to_black_color commit_files commit_minimal_transition_based_on_current_context commit_minimal_transition_state commit_minimal_transition_state_in_dc_update commit_planes_and_stream_update_on_current_context commit_planes_do_stream_update commit_planes_for_stream commit_planes_for_stream_fast computations_validate_rx_test_for_repeater compute_de_pq compute_mst_dsc_configs_for_link compute_mst_dsc_configs_for_state compute_pq configure_graphics_mode configure_lttpr_mode_non_transparent configure_lttpr_mode_transparent connector_debugfs_init construct_dpia construct_integrated_info construct_phy context_clock_trace convert_atom_mem_type_to_vram_type convert_brightness_to_user convert_color_depth_from_display_info convert_dc_color_depth_into_bpc convert_filter_s1_10_to_s1_12 convert_float_matrix convert_hw_matrix convert_tiling_flags_to_modifier convert_to_custom_float convert_to_custom_float_format convert_to_vddc convert_to_vid copy_context_work_handler copy_display_configuration_with_meta copy_pps_fields copy_signaled_event_data copy_surface_update_to_plane core_dcn4_calculate_mcache_allocation core_dcn4_initialize core_dcn4_mode_programming core_dcn4_mode_support core_dcn4_populate_informative core_link_read_dpcd core_link_send_set_config core_link_write_dpcd count_elements_in_span create_dmamap_sg_bo create_i2c create_kernel_queue_cpsch create_links create_minimal_transition_state create_other_event create_phantom_plane_from_main_plane create_phantom_stream_from_main_stream create_pmu_entry create_process create_queue_cpsch create_queue_nocpsch create_sg_table create_stream_for_sink create_validate_stream_for_sink criu_checkpoint_bos criu_checkpoint_devices criu_checkpoint_queues_device criu_get_prime_handle criu_get_process_object_info criu_restore criu_restore_bo criu_restore_bos criu_restore_devices criu_restore_memory_of_gpu crtc_debugfs_init current_backlight_open current_backlight_show current_memory_partition_show current_memory_partition_store cyan_skillfish_get_current_clk_freq cyan_skillfish_get_dpm_ultimate_freq cyan_skillfish_get_enabled_mask cyan_skillfish_get_gpu_metrics cyan_skillfish_get_smu_metrics_data cyan_skillfish_init_smc_tables cyan_skillfish_is_dpm_running cyan_skillfish_od_edit_dpm_table cyan_skillfish_print_clk_levels cyan_skillfish_read_sensor cyan_skillfish_set_ppt_funcs cz_ih_decode_iv cz_ih_disable_interrupts cz_ih_early_init cz_ih_get_wptr cz_ih_hw_fini cz_ih_hw_init cz_ih_irq_init cz_ih_is_idle cz_ih_resume cz_ih_set_clockgating_state cz_ih_set_powergating_state cz_ih_set_rptr cz_ih_soft_reset cz_ih_suspend cz_ih_sw_fini cz_ih_sw_init cz_ih_wait_for_idle cz_smc_rreg cz_smc_wreg dac1_encoder_control_v1 dac1_output_control_v1 dac2_encoder_control_v1 dac2_output_control_v1 dal_bios_parser_create dal_bios_parser_destroy dal_bios_parser_init_cmd_tbl dal_bios_parser_init_cmd_tbl_helper dal_bios_parser_init_cmd_tbl_helper2 dal_cmd_table_helper_assign_control_parameter dal_cmd_table_helper_clock_source_id_to_ref_clk_src dal_cmd_table_helper_clock_source_id_to_ref_clk_src2 dal_cmd_table_helper_controller_id_to_atom dal_cmd_table_helper_controller_id_to_atom2 dal_cmd_table_helper_encoder_id_to_atom dal_cmd_table_helper_encoder_id_to_atom2 dal_cmd_table_helper_encoder_mode_bp_to_atom dal_cmd_table_helper_encoder_mode_bp_to_atom2 dal_cmd_table_helper_transmitter_bp_to_atom dal_cmd_table_helper_transmitter_bp_to_atom2 dal_cmd_tbl_helper_dce110_get_table dal_cmd_tbl_helper_dce112_get_table dal_cmd_tbl_helper_dce112_get_table2 dal_cmd_tbl_helper_dce80_get_table dal_ddc_change_mode dal_ddc_close dal_ddc_get_line dal_ddc_open dal_ddc_set_config dal_firmware_parser_init_cmd_tbl dal_gpio_change_mode dal_gpio_close dal_gpio_create dal_gpio_create_ddc dal_gpio_create_irq dal_gpio_destroy dal_gpio_destroy_ddc dal_gpio_destroy_generic_mux dal_gpio_destroy_irq dal_gpio_get_ddc dal_gpio_get_enum dal_gpio_get_generic dal_gpio_get_hpd dal_gpio_get_id dal_gpio_get_mode dal_gpio_get_output_state dal_gpio_get_pin_info dal_gpio_get_sync_source dal_gpio_get_value dal_gpio_lock_pin dal_gpio_open dal_gpio_open_ex dal_gpio_service_close dal_gpio_service_create dal_gpio_service_create_generic_mux dal_gpio_service_create_irq dal_gpio_service_destroy dal_gpio_service_lock dal_gpio_service_open dal_gpio_service_unlock dal_gpio_set_config dal_gpio_set_value dal_gpio_unlock_pin dal_hw_ddc_destroy dal_hw_ddc_get_pin dal_hw_ddc_init dal_hw_factory_dce110_init dal_hw_factory_dce120_init dal_hw_factory_dce80_init dal_hw_factory_dcn10_init dal_hw_factory_dcn20_init dal_hw_factory_dcn21_init dal_hw_factory_dcn30_init dal_hw_factory_dcn315_init dal_hw_factory_dcn32_init dal_hw_factory_dcn401_init dal_hw_factory_init dal_hw_generic_destroy dal_hw_generic_get_pin dal_hw_generic_init dal_hw_gpio_change_mode dal_hw_gpio_close dal_hw_gpio_config_mode dal_hw_gpio_construct dal_hw_gpio_destruct dal_hw_gpio_get_value dal_hw_gpio_open dal_hw_gpio_set_value dal_hw_hpd_destroy dal_hw_hpd_get_pin dal_hw_hpd_init dal_hw_translate_dce110_init dal_hw_translate_dce120_init dal_hw_translate_dce80_init dal_hw_translate_dcn10_init dal_hw_translate_dcn20_init dal_hw_translate_dcn21_init dal_hw_translate_dcn30_init dal_hw_translate_dcn315_init dal_hw_translate_dcn32_init dal_hw_translate_dcn401_init dal_hw_translate_init dal_irq_get_rx_source dal_irq_get_source dal_irq_service_ack dal_irq_service_ack_generic dal_irq_service_construct dal_irq_service_dce110_create dal_irq_service_dce120_create dal_irq_service_dce80_create dal_irq_service_dcn10_create dal_irq_service_dcn201_create dal_irq_service_dcn20_create dal_irq_service_dcn21_create dal_irq_service_dcn302_create dal_irq_service_dcn303_create dal_irq_service_dcn30_create dal_irq_service_dcn314_create dal_irq_service_dcn315_create dal_irq_service_dcn31_create dal_irq_service_dcn32_create dal_irq_service_dcn351_create dal_irq_service_dcn35_create dal_irq_service_dcn36_create dal_irq_service_dcn401_create dal_irq_service_destroy dal_irq_service_dummy_ack dal_irq_service_dummy_set dal_irq_service_set dal_irq_service_set_generic dal_irq_service_to_irq_source dal_irq_setup_hpd_filter dal_mux_setup_config dal_vector_append dal_vector_at_index dal_vector_capacity dal_vector_clear dal_vector_clone dal_vector_construct dal_vector_create dal_vector_destroy dal_vector_destruct dal_vector_get_count dal_vector_insert_at dal_vector_presized_create dal_vector_remove_at_index dal_vector_reserve dal_vector_set_at_index dbgdev_wave_reset_wavefronts dc_3dlut_func_release dc_3dlut_func_retain dc_abm_save_restore dc_acquire_release_mpc_3dlut dc_allow_idle_optimizations_internal dc_assert_fp_enabled dc_bandwidth_in_kbps_from_timing dc_check_update_surfaces_for_stream dc_clk_mgr_create dc_color_depth_to_str dc_commit_state_no_check dc_commit_streams dc_commit_updates_for_stream dc_construct dc_construct_ctx dc_copy_stream dc_create dc_create_3dlut_func dc_create_gamma dc_create_plane_state dc_create_resource_pool dc_create_stream_for_sink dc_create_transfer_func dc_deinit_callbacks dc_destroy dc_destroy_clk_mgr dc_destroy_resource_pool dc_destruct dc_disable_accelerated_mode dc_dmub_check_min_version dc_dmub_is_ips_idle_state dc_dmub_setup_subvp_dmub_command dc_dmub_srv_apply_idle_power_optimizations dc_dmub_srv_clear_inbox0_ack dc_dmub_srv_cmd_list_queue_execute dc_dmub_srv_cmd_run dc_dmub_srv_cmd_run_list dc_dmub_srv_create dc_dmub_srv_destroy dc_dmub_srv_drr_update_cmd dc_dmub_srv_enable_dpia_trace dc_dmub_srv_exit_low_power_state dc_dmub_srv_fams2_drr_update dc_dmub_srv_fams2_passthrough_flip dc_dmub_srv_fams2_update_config dc_dmub_srv_get_diagnostic_data dc_dmub_srv_get_dmub_outbox0_msg dc_dmub_srv_get_visual_confirm_color_cmd dc_dmub_srv_ips_query_residency_info dc_dmub_srv_ips_residency_cntl dc_dmub_srv_is_hw_pwr_up dc_dmub_srv_is_restore_required dc_dmub_srv_log_diagnostic_data dc_dmub_srv_notify_fw_dc_power_state dc_dmub_srv_notify_idle dc_dmub_srv_notify_stream_mask dc_dmub_srv_optimized_init_done dc_dmub_srv_p_state_delegate dc_dmub_srv_query_caps_cmd dc_dmub_srv_send_inbox0_cmd dc_dmub_srv_set_drr_manual_trigger_cmd dc_dmub_srv_set_power_state dc_dmub_srv_should_detect dc_dmub_srv_subvp_save_surf_addr dc_dmub_srv_wait_for_idle dc_dmub_srv_wait_for_inbox0_ack dc_dmub_srv_wait_idle dc_dmub_trace_event_control dc_dmub_update_dirty_rect dc_dp_trace_get_link_loss_count dc_dp_trace_get_lt_counts dc_dp_trace_get_lt_end_timestamp dc_dp_trace_is_initialized dc_dp_trace_is_logged dc_dp_trace_set_is_logged_flag dc_dsc_compute_bandwidth_range dc_dsc_compute_config dc_dsc_dump_decoder_caps dc_dsc_dump_encoder_caps dc_dsc_get_default_config_option dc_dsc_get_policy_for_timing dc_dsc_parse_dsc_dpcd dc_dsc_policy_set_disable_dsc_stream_overhead dc_dsc_policy_set_enable_dsc_when_not_needed dc_dsc_policy_set_max_target_bpp_limit dc_dsc_stream_bandwidth_in_kbps dc_dsc_stream_bandwidth_overhead_in_kbps dc_edid_parser_recv_amd_vsdb dc_edid_parser_recv_cea_ack dc_edid_parser_send_cea dc_enable_dcmode_clk_limit dc_enable_dmub_notifications dc_enable_dmub_outbox dc_enable_stereo dc_exit_ips_for_hw_access_internal dc_fixpt_clamp_u0d10 dc_fixpt_clamp_u0d14 dc_fixpt_cos dc_fixpt_exp dc_fixpt_from_fraction dc_fixpt_from_int_dy dc_fixpt_from_ux_dy dc_fixpt_log dc_fixpt_mul dc_fixpt_recip dc_fixpt_s4d19 dc_fixpt_sin dc_fixpt_sinc dc_fixpt_sqr dc_fixpt_u0d19 dc_fixpt_u2d19 dc_fixpt_u3d19 dc_fixpt_u4d19 dc_fpu_begin dc_fpu_end dc_gamma_release dc_gamma_retain dc_get_clock dc_get_cur_link_res_map dc_get_current_stream_count dc_get_det_buffer_size_from_state dc_get_edp_link_panel_inst dc_get_edp_links dc_get_host_router_index dc_get_link_at_index dc_get_oem_i2c_device dc_get_power_profile_for_dc_state dc_get_stream_at_index dc_get_vmid_use_vector dc_hardware_init dc_hardware_release dc_init_callbacks dc_interrupt_ack dc_interrupt_set dc_interrupt_to_irq_source dc_is_dmcu_initialized dc_is_dmub_outbox_supported dc_is_oem_i2c_device_present dc_is_plane_eligible_for_idle_optimizations dc_is_stream_scaling_unchanged dc_is_stream_unchanged dc_is_timing_changed dc_link_add_remote_sink dc_link_aux_transfer_raw dc_link_bandwidth_kbps dc_link_bw_kbps_from_raw_frl_link_rate_data dc_link_check_link_loss_status dc_link_clear_dprx_states dc_link_decide_edp_link_settings dc_link_decide_lttpr_mode dc_link_detect dc_link_detect_connection_type dc_link_disable_hpd dc_link_dp_allow_hpd_rx_irq dc_link_dp_dpia_handle_usb4_bandwidth_allocation_for_link dc_link_dp_dpia_validate dc_link_dp_get_max_link_enc_cap dc_link_dp_handle_automated_test dc_link_dp_handle_link_loss dc_link_dp_mst_decide_link_encoding_format dc_link_dp_read_hpd_rx_irq_data dc_link_dp_receiver_power_ctrl dc_link_dp_set_test_pattern dc_link_edp_panel_backlight_power_on dc_link_enable_hpd dc_link_enable_hpd_filter dc_link_get_backlight_level dc_link_get_backlight_level_nits dc_link_get_highest_encoding_format dc_link_get_hpd_state dc_link_get_link_cap dc_link_get_psr_state dc_link_get_replay_state dc_link_get_status dc_link_get_target_backlight_pwm dc_link_handle_hpd_rx_irq dc_link_is_dp_sink_present dc_link_is_fec_supported dc_link_is_hdcp14 dc_link_is_hdcp22 dc_link_overwrite_extended_receiver_cap dc_link_remove_remote_sink dc_link_required_hblank_size_bytes dc_link_reset_cur_dp_mst_topology dc_link_set_backlight_level dc_link_set_backlight_level_nits dc_link_set_drive_settings dc_link_set_preferred_link_settings dc_link_set_preferred_training_settings dc_link_set_psr_allow_active dc_link_set_replay_allow_active dc_link_setup_psr dc_link_should_enable_fec dc_link_update_dsc_config dc_link_wait_for_t12 dc_lock_memory_clock_frequency dc_mclk_switch_using_fw_based_vblank_stretch_shut_down dc_notify_vsync_int_state dc_pixel_encoding_to_str dc_plane_construct dc_plane_destruct dc_plane_force_dcc_and_tiling_disable dc_plane_get_pipe_mask dc_plane_get_status dc_plane_state_release dc_plane_state_retain dc_post_update_surfaces_to_stream dc_power_down_on_boot dc_print_dmub_diagnostic_data dc_process_dmub_aux_transfer_async dc_process_dmub_dpia_hpd_int_enable dc_process_dmub_dpia_set_tps_notification dc_process_dmub_set_config_async dc_process_dmub_set_mst_slots dc_process_hdcp_msg dc_query_current_properties dc_resource_acquire_secondary_pipe_for_mpc_odm_legacy dc_resource_find_first_free_pll dc_resource_is_dsc_encoding_supported dc_restore_link_res_map dc_resume dc_send_update_cursor_info_to_dmu dc_set_clock dc_set_disable_128b_132b_stream_overhead dc_set_edp_power dc_set_generic_gpio_for_stereo dc_set_ips_disable dc_set_power_state dc_set_psr_allow_active dc_set_replay_allow_active dc_setup_system_context dc_setup_vm_context dc_sink_create dc_sink_release dc_sink_retain dc_stat_get_dmub_dataout dc_stat_get_dmub_notification dc_state_add_all_phantom_planes_for_stream dc_state_add_all_planes_for_stream dc_state_add_phantom_plane dc_state_add_phantom_stream dc_state_add_plane dc_state_add_stream dc_state_construct dc_state_copy dc_state_copy_current dc_state_copy_internal dc_state_create dc_state_create_copy dc_state_create_current_copy dc_state_create_phantom_plane dc_state_create_phantom_stream dc_state_destruct dc_state_get_paired_subvp_stream dc_state_get_pipe_subvp_type dc_state_get_stream_from_id dc_state_get_stream_status dc_state_get_stream_subvp_type dc_state_is_fams2_in_use dc_state_release dc_state_release_phantom_plane dc_state_release_phantom_stream dc_state_release_phantom_streams_and_planes dc_state_rem_all_phantom_planes_for_stream dc_state_rem_all_planes_for_stream dc_state_remove_phantom_plane dc_state_remove_phantom_stream dc_state_remove_phantom_streams_and_planes dc_state_remove_plane dc_state_remove_stream dc_state_retain dc_status_to_str dc_stream_add_dsc_to_resource dc_stream_add_writeback dc_stream_adjust_vmin_vmax dc_stream_assign_stream_id dc_stream_calculate_flickerless_refresh_rate dc_stream_calculate_max_flickerless_refresh_rate dc_stream_calculate_min_flickerless_refresh_rate dc_stream_configure_crc dc_stream_construct dc_stream_destruct dc_stream_dmdata_status_done dc_stream_fc_disable_writeback dc_stream_get_brightness_millinits_from_refresh dc_stream_get_crc dc_stream_get_last_used_drr_vtotal dc_stream_get_max_flickerless_instant_vtotal_decrease dc_stream_get_max_flickerless_instant_vtotal_increase dc_stream_get_pipe_ctx dc_stream_get_scanoutpos dc_stream_get_status dc_stream_get_vblank_counter dc_stream_is_refresh_rate_range_flickerless dc_stream_log dc_stream_program_csc_matrix dc_stream_program_cursor_attributes dc_stream_program_cursor_position dc_stream_release dc_stream_remove_writeback dc_stream_retain dc_stream_send_dp_sdp dc_stream_set_cursor_attributes dc_stream_set_cursor_position dc_stream_set_dither_option dc_stream_set_dyn_expansion dc_stream_set_dynamic_metadata dc_stream_set_gamut_remap dc_stream_set_static_screen_params dc_submit_i2c dc_submit_i2c_oem dc_to_pp_clock_type dc_transfer_func_release dc_transfer_func_retain dc_trigger_sync dc_unlock_memory_clock_frequency dc_update_planes_and_stream dc_update_visual_confirm_color dc_validate_boot_timing dc_validate_global_state dc_validate_plane dc_validate_stream dc_validate_with_context dc_wake_and_execute_dmub_cmd dc_wake_and_execute_dmub_cmd_list dc_wake_and_execute_gpint dc_z10_restore dc_z10_save_init dcc_en_bits_read dccg201_create dccg201_update_dpp_dto dccg21_create dccg21_update_dpp_dto dccg2_create dccg2_get_dccg_ref_freq dccg2_init dccg2_otg_add_pixel dccg2_otg_drop_pixel dccg2_set_fifo_errdet_ovr_en dccg2_update_dpp_dto dccg301_create dccg30_create dccg314_create dccg314_dpp_root_clock_control dccg314_get_pixel_rate_div dccg314_init dccg314_set_dpstreamclk dccg314_set_dtbclk_dto dccg314_set_dtbclk_p_src dccg314_set_pixel_rate_div dccg314_set_valid_pixel_rate dccg314_trigger_dio_fifo_resync dccg31_create dccg31_disable_dpstreamclk dccg31_disable_dscclk dccg31_disable_symclk32_le dccg31_disable_symclk32_se dccg31_enable_dpstreamclk dccg31_enable_dscclk dccg31_enable_symclk32_le dccg31_enable_symclk32_se dccg31_get_dccg_ref_freq dccg31_init dccg31_otg_add_pixel dccg31_otg_drop_pixel dccg31_set_audio_dtbclk_dto dccg31_set_dispclk_change_mode dccg31_set_dpstreamclk dccg31_set_dtbclk_dto dccg31_set_physymclk dccg31_set_symclk32_le_root_clock_gating dccg31_update_dpp_dto dccg32_create dccg32_get_dccg_ref_freq dccg32_get_pixel_rate_div dccg32_otg_add_pixel dccg32_otg_drop_pixel dccg32_set_dpstreamclk dccg32_set_dtbclk_dto dccg32_set_dtbclk_p_src dccg32_set_pixel_rate_div dccg32_set_valid_pixel_rate dccg32_trigger_dio_fifo_resync dccg35_create dccg35_disable_dscclk dccg35_disable_symclk32_se dccg35_disable_symclk_se dccg35_dpp_root_clock_control dccg35_enable_dscclk dccg35_enable_global_fgcg_rep dccg35_enable_symclk_se dccg35_get_number_enabled_symclk_fe_connected_to_be dccg35_get_pixel_rate_div dccg35_init dccg35_root_gate_disable_control dccg35_set_dppclk_rcg dccg35_set_dpstreamclk dccg35_set_dpstreamclk_root_clock_gating dccg35_set_dtbclk_dto dccg35_set_dtbclk_p_src dccg35_set_physymclk dccg35_set_physymclk_root_clock_gating dccg35_set_pixel_rate_div dccg35_set_valid_pixel_rate dccg35_trigger_dio_fifo_resync dccg35_update_dpp_dto dccg3_create dccg401_create dccg401_disable_dpstreamclk dccg401_disable_symclk32_le dccg401_disable_symclk_se dccg401_enable_dpstreamclk dccg401_enable_symclk32_le dccg401_enable_symclk_se dccg401_get_dccg_ref_freq dccg401_get_pixel_rate_div dccg401_init dccg401_otg_add_pixel dccg401_otg_drop_pixel dccg401_set_dp_dto dccg401_set_dpstreamclk dccg401_set_dtbclk_p_src dccg401_set_dto_dscclk dccg401_set_physymclk dccg401_set_pixel_rate_div dccg401_set_ref_dscclk dccg401_update_dpp_dto dccg401_wait_for_dentist_change_done dce100_add_stream_to_ctx dce100_clock_source_create dce100_create_resource_pool dce100_destroy_resource_pool dce100_enable_display_power_gating dce100_find_first_free_match_stream_enc_for_link dce100_hw_sequencer_construct dce100_hwseq_create dce100_i2c_hw_construct dce100_link_encoder_create dce100_optimize_bandwidth dce100_panel_cntl_create dce100_prepare_bandwidth dce100_reset_surface_dcc_and_tiling dce100_resource_construct dce100_resource_destruct dce100_stream_encoder_create dce100_validate_bandwidth dce100_validate_global dce100_validate_plane dce110_acquire_underlay dce110_add_stream_to_ctx dce110_allocate_mem_input_v dce110_apply_ctx_to_hw dce110_apply_single_controller_ctx_to_hw dce110_arm_vert_intr dce110_aux_engine_construct dce110_blank_stream dce110_clk_mgr_construct dce110_clk_src_construct dce110_clock_source_create dce110_clock_source_power_down dce110_compressor_construct dce110_compressor_create dce110_compressor_destroy dce110_compressor_disable_fbc dce110_compressor_enable_fbc dce110_compressor_is_fbc_enabled_in_hw dce110_compressor_power_up_fbc dce110_compressor_program_compressed_surface_address_and_pitch dce110_compressor_set_fbc_invalidation_triggers dce110_configure_crc dce110_create_resource_pool dce110_destroy_resource_pool dce110_disable_audio_stream dce110_disable_link_output dce110_disable_stream dce110_edp_backlight_control dce110_edp_power_control dce110_edp_wait_for_T12 dce110_edp_wait_for_hpd_ready dce110_enable_accelerated_mode dce110_enable_audio_stream dce110_enable_display_power_gating dce110_enable_dp_link_output dce110_enable_lvds_link_output dce110_enable_per_frame_crtc_position_reset dce110_enable_stream dce110_enable_stream_timing dce110_enable_timing_synchronization dce110_enable_tmds_link_output dce110_engine_destroy dce110_fill_display_configs dce110_find_first_free_match_stream_enc_for_link dce110_free_mem_input_v dce110_get_crc dce110_get_dig_frontend dce110_get_min_vblank_time_us dce110_get_pix_clk_dividers dce110_get_pix_clk_dividers_helper dce110_hw_sequencer_construct dce110_hwseq_create dce110_is_dig_enabled dce110_is_tg_enabled dce110_is_two_pixels_per_container dce110_link_encoder_connect_dig_be_to_fe dce110_link_encoder_construct dce110_link_encoder_create dce110_link_encoder_destroy dce110_link_encoder_disable_hpd dce110_link_encoder_disable_output dce110_link_encoder_dp_set_lane_settings dce110_link_encoder_dp_set_phy_pattern dce110_link_encoder_enable_dp_mst_output dce110_link_encoder_enable_dp_output dce110_link_encoder_enable_hpd dce110_link_encoder_enable_lvds_output dce110_link_encoder_enable_tmds_output dce110_link_encoder_get_max_link_cap dce110_link_encoder_hw_init dce110_link_encoder_set_dp_phy_pattern_training_pattern dce110_link_encoder_setup dce110_link_encoder_update_mst_stream_allocation_table dce110_link_encoder_validate_dp_output dce110_link_encoder_validate_dvi_output dce110_link_encoder_validate_output_with_stream dce110_mem_input_v_construct dce110_opp_construct dce110_opp_destroy dce110_opp_power_on_regamma_lut dce110_opp_power_on_regamma_lut_v dce110_opp_program_bit_depth_reduction dce110_opp_program_clamping_and_pixel_encoding dce110_opp_program_fmt dce110_opp_program_regamma_pwl dce110_opp_program_regamma_pwl_v dce110_opp_set_clamping dce110_opp_set_csc_adjustment dce110_opp_set_csc_default dce110_opp_set_dyn_expansion dce110_opp_set_regamma_mode dce110_opp_set_regamma_mode_v dce110_opp_v_construct dce110_opp_v_set_csc_adjustment dce110_opp_v_set_csc_default dce110_optimize_bandwidth dce110_panel_cntl_create dce110_post_unlock_program_front_end dce110_power_down dce110_power_down_fe dce110_prepare_bandwidth dce110_program_front_end_for_pipe dce110_program_pix_clk dce110_psr_program_dp_dphy_fast_training dce110_psr_program_secondary_packet dce110_register_irq_handlers dce110_reset_hdmi_stream_attribute dce110_reset_hw_ctx_wrap dce110_resource_build_pipe_hw_param dce110_resource_construct dce110_resource_destruct dce110_se_audio_mute_control dce110_se_dp_audio_disable dce110_se_dp_audio_enable dce110_se_dp_audio_setup dce110_se_hdmi_audio_disable dce110_se_hdmi_audio_setup dce110_se_setup_dp_audio dce110_se_setup_hdmi_audio dce110_set_abm_immediate_disable dce110_set_avmute dce110_set_backlight_level dce110_set_cursor_attribute dce110_set_cursor_position dce110_set_input_transfer_func dce110_set_output_transfer_func dce110_set_pipe dce110_set_safe_displaymarks dce110_setup_audio_dto dce110_stream_encoder_construct dce110_stream_encoder_create dce110_stream_encoder_dp_blank dce110_stream_encoder_dp_set_stream_attribute dce110_stream_encoder_dp_unblank dce110_stream_encoder_dvi_set_stream_attribute dce110_stream_encoder_hdmi_set_stream_attribute dce110_stream_encoder_lvds_set_stream_attribute dce110_stream_encoder_set_avmute dce110_stream_encoder_set_stream_attribute_helper dce110_stream_encoder_set_throttled_vcp_size dce110_stream_encoder_stop_dp_info_packets dce110_stream_encoder_stop_hdmi_info_packets dce110_stream_encoder_update_dp_info_packets dce110_stream_encoder_update_hdmi_info_packets dce110_tg_is_blanked dce110_tg_program_blank_color dce110_tg_program_timing dce110_tg_set_blank dce110_tg_set_colors dce110_tg_set_overscan_color dce110_tg_validate_timing dce110_tg_wait_for_state dce110_timing_generator_construct dce110_timing_generator_did_triggered_reset_occur dce110_timing_generator_disable_crtc dce110_timing_generator_disable_reset_trigger dce110_timing_generator_disable_vga dce110_timing_generator_enable_advanced_request dce110_timing_generator_enable_crtc dce110_timing_generator_enable_crtc_reset dce110_timing_generator_enable_reset_trigger dce110_timing_generator_get_crtc_scanoutpos dce110_timing_generator_get_position dce110_timing_generator_get_vblank_counter dce110_timing_generator_is_counter_moving dce110_timing_generator_program_blank_color dce110_timing_generator_program_blanking dce110_timing_generator_program_timing_generator dce110_timing_generator_set_drr dce110_timing_generator_set_early_control dce110_timing_generator_set_lock_master dce110_timing_generator_set_overscan_color_black dce110_timing_generator_set_static_screen_control dce110_timing_generator_set_test_pattern dce110_timing_generator_setup_global_swap_lock dce110_timing_generator_tear_down_global_swap_lock dce110_timing_generator_v_construct dce110_timing_generator_v_did_triggered_reset_occur dce110_timing_generator_v_disable_crtc dce110_timing_generator_v_disable_reset_trigger dce110_timing_generator_v_disable_vga dce110_timing_generator_v_enable_advanced_request dce110_timing_generator_v_enable_crtc dce110_timing_generator_v_enable_reset_trigger dce110_timing_generator_v_get_vblank_counter dce110_timing_generator_v_is_counter_moving dce110_timing_generator_v_program_blank_color dce110_timing_generator_v_program_timing dce110_timing_generator_v_set_blank dce110_timing_generator_v_set_colors dce110_timing_generator_v_set_early_control dce110_timing_generator_v_set_overscan_color_black dce110_timing_generator_v_setup_global_swap_lock dce110_timing_generator_v_tear_down_global_swap_lock dce110_timing_generator_v_wait_for_state dce110_timing_generator_validate_timing dce110_timing_generator_wait_for_vactive dce110_timing_generator_wait_for_vblank dce110_transform_v_construct dce110_translate_regamma_to_hw_format dce110_unblank_stream dce110_update_generic_info_packet dce110_update_hdmi_info_packet dce110_update_info_frame dce110_update_pending_status dce110_validate_bandwidth dce110_validate_global dce110_validate_plane dce110_vblank_set dce110_wait_for_mpcc_disconnect dce110_xfmv_reset dce110_xfmv_set_gamut_remap dce110_xfmv_set_pixel_storage_depth dce110_xfmv_set_scaler dce112_add_stream_to_ctx dce112_clk_mgr_construct dce112_clk_src_construct dce112_clock_source_create dce112_compressor_construct dce112_compressor_create dce112_compressor_destroy dce112_compressor_disable_fbc dce112_compressor_disable_lpt dce112_compressor_enable_fbc dce112_compressor_enable_lpt dce112_compressor_is_fbc_enabled_in_hw dce112_compressor_is_lpt_enabled_in_hw dce112_compressor_power_up_fbc dce112_compressor_program_compressed_surface_address_and_pitch dce112_compressor_program_lpt_control dce112_compressor_set_fbc_invalidation_triggers dce112_create_resource_pool dce112_destroy_resource_pool dce112_enable_display_power_gating dce112_get_pix_clk_dividers dce112_hw_sequencer_construct dce112_hwseq_create dce112_i2c_hw_construct dce112_link_encoder_create dce112_mem_input_construct dce112_mi_program_display_marks dce112_panel_cntl_create dce112_program_pix_clk dce112_program_pixel_clk_resync dce112_resource_construct dce112_resource_destruct dce112_set_clock dce112_set_dispclk dce112_set_dprefclk dce112_stream_encoder_create dce112_update_clocks dce112_validate_bandwidth dce112_validate_global dce11_pplib_apply_display_requirements dce11_update_clocks dce120_arm_vert_intr dce120_clk_mgr_construct dce120_clock_source_create dce120_configure_crc dce120_create_resource_pool dce120_destroy_resource_pool dce120_enable_display_power_gating dce120_get_crc dce120_hw_sequencer_construct dce120_hwseq_create dce120_is_tg_enabled dce120_link_encoder_create dce120_mem_input_construct dce120_mi_program_display_marks dce120_panel_cntl_create dce120_program_stutter_watermark dce120_program_urgency_watermark dce120_resource_construct dce120_resource_destruct dce120_stream_encoder_create dce120_tg_is_blanked dce120_tg_program_timing dce120_tg_set_blank dce120_tg_set_colors dce120_tg_validate_timing dce120_tg_wait_for_state dce120_timing_generator_construct dce120_timing_generator_did_triggered_reset_occur dce120_timing_generator_disable_reset_trigger dce120_timing_generator_disable_vga dce120_timing_generator_enable_advanced_request dce120_timing_generator_enable_crtc dce120_timing_generator_enable_reset_trigger dce120_timing_generator_get_crtc_position dce120_timing_generator_get_crtc_scanoutpos dce120_timing_generator_get_vblank_counter dce120_timing_generator_program_blank_color dce120_timing_generator_program_blanking dce120_timing_generator_set_drr dce120_timing_generator_set_early_control dce120_timing_generator_set_overscan_color_black dce120_timing_generator_set_static_screen_control dce120_timing_generator_set_test_pattern dce120_timing_generator_setup_global_swap_lock dce120_timing_generator_tear_down_global_swap_lock dce120_update_dchub dce121_clk_mgr_construct dce121_hwseq_create dce121_xgmi_enabled dce12_get_dp_ref_freq_khz dce12_update_clocks dce80_aux_engine_create dce80_clock_source_create dce80_construct dce80_create_resource_pool dce80_destroy_resource_pool dce80_hw_sequencer_construct dce80_hwseq_create dce80_ipp_create dce80_link_encoder_create dce80_mem_input_create dce80_panel_cntl_create dce80_resource_destruct dce80_stream_encoder_create dce80_timing_generator_construct dce80_timing_generator_enable_advanced_request dce80_validate_bandwidth dce80_validate_global dce81_construct dce81_create_resource_pool dce83_construct dce83_create_resource_pool dce_abm_create dce_abm_destroy dce_abm_get_current_backlight dce_abm_get_target_backlight dce_abm_immediate_disable dce_abm_init dce_abm_set_backlight_level_pwm dce_abm_set_level dce_abm_set_pipe dce_aud_az_configure dce_aud_az_disable dce_aud_az_disable_hbr_audio dce_aud_az_enable dce_aud_destroy dce_aud_endpoint_valid dce_aud_hw_init dce_aud_wall_dto_setup dce_audio_create dce_aux_configure_timeout dce_aux_transfer_dmub_raw dce_aux_transfer_raw dce_aux_transfer_with_retries dce_clk_mgr_construct dce_clock_gating_power_up dce_clock_read_ss_info dce_crtc_switch_to_clk_src dce_dmcu_create dce_dmcu_destroy dce_dmcu_init dce_dmcu_load_iram dce_dmcu_set_psr_enable dce_dmcu_setup_psr dce_driver_set_backlight dce_enable_fe_clock dce_get_16_bit_backlight_from_pwm dce_get_dmcu_psr_state dce_get_dp_ref_freq_khz dce_get_max_pixel_clock_for_all_paths dce_get_psr_wait_loop dce_get_required_clocks_state dce_i2c_engine_acquire_sw dce_i2c_hw_construct dce_i2c_oem_device_present dce_i2c_submit_command dce_i2c_submit_command_hw dce_i2c_submit_command_sw dce_i2c_sw_construct dce_ipp_construct dce_ipp_cursor_set_attributes dce_ipp_cursor_set_position dce_ipp_destroy dce_ipp_program_input_lut dce_ipp_program_prescale dce_ipp_set_degamma dce_is_dmcu_initialized dce_is_panel_backlight_on dce_is_panel_powered_on dce_mem_input_construct dce_mem_input_program_chroma_display_marks dce_mem_input_v_is_surface_pending dce_mem_input_v_program_display_marks dce_mem_input_v_program_pte_vm dce_mem_input_v_program_surface_config dce_mem_input_v_program_surface_flip_and_addr dce_mi_allocate_dmif dce_mi_clear_tiling dce_mi_free_dmif dce_mi_is_flip_pending dce_mi_program_display_marks dce_mi_program_pte_vm dce_mi_program_surface_config dce_mi_program_surface_flip_and_addr dce_panel_cntl_construct dce_panel_cntl_destroy dce_panel_cntl_hw_init dce_pipe_control_lock dce_psr_wait_loop dce_set_blender_mode dce_set_clock dce_store_backlight_level dce_transform_construct dce_transform_get_optimal_number_of_taps dce_transform_reset dce_transform_set_gamut_remap dce_transform_set_pixel_storage_depth dce_transform_set_scaler dce_update_clocks dce_use_lut dce_v10_0_afmt_enable dce_v10_0_afmt_setmode dce_v10_0_afmt_update_ACR dce_v10_0_audio_endpt_rreg dce_v10_0_audio_endpt_wreg dce_v10_0_audio_write_sad_regs dce_v10_0_audio_write_speaker_allocation dce_v10_0_average_bandwidth dce_v10_0_average_bandwidth_vs_dram_bandwidth_for_display dce_v10_0_bandwidth_update dce_v10_0_check_soft_reset dce_v10_0_crtc_commit dce_v10_0_crtc_cursor_move dce_v10_0_crtc_cursor_set2 dce_v10_0_crtc_destroy dce_v10_0_crtc_disable dce_v10_0_crtc_do_set_base dce_v10_0_crtc_dpms dce_v10_0_crtc_gamma_set dce_v10_0_crtc_get_scanoutpos dce_v10_0_crtc_irq dce_v10_0_crtc_load_lut dce_v10_0_crtc_mode_fixup dce_v10_0_crtc_mode_set dce_v10_0_crtc_prepare dce_v10_0_crtc_set_base dce_v10_0_crtc_set_base_atomic dce_v10_0_cursor_move_locked dce_v10_0_disable_dce dce_v10_0_early_init dce_v10_0_encoder_add dce_v10_0_encoder_commit dce_v10_0_encoder_destroy dce_v10_0_encoder_disable dce_v10_0_encoder_mode_set dce_v10_0_encoder_prepare dce_v10_0_ext_commit dce_v10_0_ext_disable dce_v10_0_ext_dpms dce_v10_0_ext_mode_set dce_v10_0_ext_prepare dce_v10_0_hpd_get_gpio_reg dce_v10_0_hpd_init dce_v10_0_hpd_int_ack dce_v10_0_hpd_irq dce_v10_0_hpd_sense dce_v10_0_hpd_set_polarity dce_v10_0_hw_fini dce_v10_0_hw_init dce_v10_0_is_display_hung dce_v10_0_is_idle dce_v10_0_latency_watermark dce_v10_0_line_buffer_adjust dce_v10_0_page_flip dce_v10_0_pageflip_irq dce_v10_0_panic_flush dce_v10_0_program_watermarks dce_v10_0_resume dce_v10_0_set_clockgating_state dce_v10_0_set_crtc_irq_state dce_v10_0_set_crtc_vblank_interrupt_state dce_v10_0_set_crtc_vline_interrupt_state dce_v10_0_set_hpd_irq_state dce_v10_0_set_pageflip_irq_state dce_v10_0_set_powergating_state dce_v10_0_set_vga_render_state dce_v10_0_show_cursor dce_v10_0_soft_reset dce_v10_0_suspend dce_v10_0_sw_fini dce_v10_0_sw_init dce_v10_0_vblank_get_counter dce_v10_0_vga_enable dce_v11_0_afmt_enable dce_v11_0_afmt_setmode dce_v11_0_afmt_update_ACR dce_v11_0_audio_endpt_rreg dce_v11_0_audio_endpt_wreg dce_v11_0_audio_write_sad_regs dce_v11_0_audio_write_speaker_allocation dce_v11_0_average_bandwidth dce_v11_0_average_bandwidth_vs_dram_bandwidth_for_display dce_v11_0_bandwidth_update dce_v11_0_crtc_commit dce_v11_0_crtc_cursor_move dce_v11_0_crtc_cursor_set2 dce_v11_0_crtc_destroy dce_v11_0_crtc_disable dce_v11_0_crtc_do_set_base dce_v11_0_crtc_dpms dce_v11_0_crtc_gamma_set dce_v11_0_crtc_get_scanoutpos dce_v11_0_crtc_irq dce_v11_0_crtc_load_lut dce_v11_0_crtc_mode_fixup dce_v11_0_crtc_mode_set dce_v11_0_crtc_prepare dce_v11_0_crtc_set_base dce_v11_0_crtc_set_base_atomic dce_v11_0_cursor_move_locked dce_v11_0_disable_dce dce_v11_0_early_init dce_v11_0_encoder_add dce_v11_0_encoder_commit dce_v11_0_encoder_destroy dce_v11_0_encoder_disable dce_v11_0_encoder_mode_set dce_v11_0_encoder_prepare dce_v11_0_ext_commit dce_v11_0_ext_disable dce_v11_0_ext_dpms dce_v11_0_ext_mode_set dce_v11_0_ext_prepare dce_v11_0_hpd_get_gpio_reg dce_v11_0_hpd_init dce_v11_0_hpd_int_ack dce_v11_0_hpd_irq dce_v11_0_hpd_sense dce_v11_0_hpd_set_polarity dce_v11_0_hw_fini dce_v11_0_hw_init dce_v11_0_is_idle dce_v11_0_latency_watermark dce_v11_0_line_buffer_adjust dce_v11_0_page_flip dce_v11_0_pageflip_irq dce_v11_0_panic_flush dce_v11_0_pick_pll dce_v11_0_program_watermarks dce_v11_0_resume dce_v11_0_set_clockgating_state dce_v11_0_set_crtc_irq_state dce_v11_0_set_crtc_vblank_interrupt_state dce_v11_0_set_crtc_vline_interrupt_state dce_v11_0_set_hpd_irq_state dce_v11_0_set_pageflip_irq_state dce_v11_0_set_powergating_state dce_v11_0_set_vga_render_state dce_v11_0_show_cursor dce_v11_0_soft_reset dce_v11_0_suspend dce_v11_0_sw_fini dce_v11_0_sw_init dce_v11_0_vblank_get_counter dce_v11_0_vga_enable dce_version_to_string dcn10_acquire_free_pipe_for_layer dcn10_add_stream_to_ctx dcn10_align_pixel_clocks dcn10_aux_initialize dcn10_bios_golden_init dcn10_blank_pixel_data dcn10_calc_vupdate_position dcn10_clear_otpc_underflow dcn10_clear_status_bits dcn10_clock_source_create dcn10_create_resource_pool dcn10_cursor_lock dcn10_destroy_resource_pool dcn10_did_underflow_occur dcn10_disable_plane dcn10_disable_vga dcn10_dmcu_create dcn10_dmcu_init dcn10_dmcu_load_iram dcn10_dmcu_set_psr_enable dcn10_dmcu_setup_psr dcn10_dpp_pg_control dcn10_dummy_display_power_gating dcn10_enable_per_frame_crtc_position_reset dcn10_enable_plane dcn10_enable_power_gating_plane dcn10_enable_stream_timing dcn10_enable_timing_synchronization dcn10_enable_vblanks_synchronization dcn10_find_first_free_match_stream_enc_for_link dcn10_get_clock dcn10_get_cm_states dcn10_get_dcc_compression_cap dcn10_get_dcc_en_bits dcn10_get_dig_frontend dcn10_get_dig_mode dcn10_get_dlg_states dcn10_get_dmcu_psr_state dcn10_get_dmcu_version dcn10_get_hubbub_state dcn10_get_hubp_states dcn10_get_hw_state dcn10_get_mpcc_states dcn10_get_otg_states dcn10_get_position dcn10_get_psr_wait_loop dcn10_get_scp_results dcn10_get_vstartup_for_pipe dcn10_get_vupdate_offset_from_vsync dcn10_hubp_construct dcn10_hubp_pg_control dcn10_hw_sequencer_construct dcn10_hw_wa_force_recovery dcn10_hwseq_create dcn10_init_hw dcn10_init_pipes dcn10_ipp_construct dcn10_ipp_destroy dcn10_is_dig_enabled dcn10_is_dmcu_initialized dcn10_link_encoder_connect_dig_be_to_fe dcn10_link_encoder_construct dcn10_link_encoder_create dcn10_link_encoder_destroy dcn10_link_encoder_disable_hpd dcn10_link_encoder_disable_output dcn10_link_encoder_dp_set_lane_settings dcn10_link_encoder_dp_set_phy_pattern dcn10_link_encoder_enable_dp_mst_output dcn10_link_encoder_enable_dp_output dcn10_link_encoder_enable_hpd dcn10_link_encoder_enable_tmds_output dcn10_link_encoder_enable_tmds_output_with_clk_pattern_wa dcn10_link_encoder_get_max_link_cap dcn10_link_encoder_hw_init dcn10_link_encoder_set_dp_phy_pattern_training_pattern dcn10_link_encoder_setup dcn10_link_encoder_update_mst_stream_allocation_table dcn10_link_encoder_validate_dp_output dcn10_link_encoder_validate_dvi_output dcn10_link_encoder_validate_output_with_stream dcn10_lock_all_pipes dcn10_log_color_state dcn10_log_hubbub_state dcn10_log_hubp_states dcn10_log_hw_state dcn10_mpc_construct dcn10_opp_construct dcn10_optimize_bandwidth dcn10_panel_cntl_create dcn10_patch_unknown_plane_state dcn10_pipe_control_lock dcn10_plane_atomic_disable dcn10_plane_atomic_disconnect dcn10_plane_atomic_power_down dcn10_post_unlock_program_front_end dcn10_power_down_on_boot dcn10_prepare_bandwidth dcn10_program_gamut_remap dcn10_program_output_csc dcn10_program_pipe dcn10_program_pte_vm dcn10_psr_program_dp_dphy_fast_training dcn10_psr_program_secondary_packet dcn10_psr_wait_loop dcn10_recv_amd_vsdb dcn10_recv_edid_cea_ack dcn10_register_irq_handlers dcn10_reset_back_end_for_pipe dcn10_reset_hw_ctx_wrap dcn10_reset_surface_dcc_and_tiling dcn10_resource_construct dcn10_resource_construct_fp dcn10_resource_destruct dcn10_send_edid_cea dcn10_send_immediate_sdp_message dcn10_set_clock dcn10_set_cursor_attribute dcn10_set_cursor_position dcn10_set_cursor_sdr_white_level dcn10_set_drr dcn10_set_hdr_multiplier dcn10_set_input_transfer_func dcn10_set_output_transfer_func dcn10_set_static_screen_control dcn10_setup_periodic_interrupt dcn10_setup_stereo dcn10_setup_vupdate_interrupt dcn10_stream_encoder_construct dcn10_stream_encoder_create dcn10_timing_generator_init dcn10_unblank_stream dcn10_update_dchub dcn10_update_dchubp_dpp dcn10_update_mpcc dcn10_update_pending_status dcn10_update_plane_addr dcn10_update_visual_confirm_color dcn10_validate_bandwidth dcn10_validate_global dcn10_validate_plane dcn10_verify_allow_pstate_change_high dcn10_wait_for_mpcc_disconnect dcn10_wait_for_pending_cleared dcn1_i2c_hw_construct dcn201_acquire_free_pipe_for_layer dcn201_clk_mgr_construct dcn201_clock_source_create dcn201_create_audio dcn201_create_resource_pool dcn201_destroy_resource_pool dcn201_get_dcc_compression_cap dcn201_hubp_construct dcn201_hw_sequencer_construct dcn201_hwseq_create dcn201_init_blank dcn201_init_clocks dcn201_init_hw dcn201_link_encoder_construct dcn201_link_encoder_create dcn201_link_encoder_get_max_link_cap dcn201_link_encoder_is_in_alt_mode dcn201_link_init dcn201_mpc_construct dcn201_opp_construct dcn201_pipe_control_lock dcn201_plane_atomic_disconnect dcn201_populate_dml_writeback_from_context dcn201_populate_dml_writeback_from_context_fpu dcn201_resource_construct dcn201_resource_destruct dcn201_set_cursor_attribute dcn201_set_dmdata_attributes dcn201_stream_encoder_create dcn201_timing_generator_init dcn201_unblank_stream dcn201_update_clocks dcn201_update_mpcc dcn201_update_plane_addr dcn20_acquire_dsc dcn20_acquire_free_pipe_for_layer dcn20_add_dsc_to_stream_resource dcn20_add_stream_to_ctx dcn20_adjust_freesync_v_startup dcn20_aux_engine_create dcn20_blank_pixel_data dcn20_build_mapped_resource dcn20_build_pipe_pix_clk_params dcn20_calc_max_scaled_time dcn20_calculate_dlg_params dcn20_calculate_vready_offset_for_group dcn20_calculate_wm dcn20_cap_soc_clocks dcn20_clk_mgr_construct dcn20_clk_src_construct dcn20_clock_source_create dcn20_clock_source_destroy dcn20_create_audio dcn20_create_resource_pool dcn20_dccg_init dcn20_destroy_resource_pool dcn20_detect_pipe_changes dcn20_disable_pixel_data dcn20_disable_plane dcn20_disable_stream_gating dcn20_disable_vga dcn20_disable_writeback dcn20_dmcu_create dcn20_dmdata_status_done dcn20_dpp_cm_get_reg_field dcn20_dpp_create dcn20_dpp_destroy dcn20_dpp_pg_control dcn20_dsc_create dcn20_dsc_destroy dcn20_dsc_pg_control dcn20_dwbc_construct dcn20_dwbc_create dcn20_enable_plane dcn20_enable_power_gating_plane dcn20_enable_stream dcn20_enable_stream_gating dcn20_enable_stream_timing dcn20_enable_writeback dcn20_fast_validate_bw dcn20_find_secondary_pipe dcn20_fpga_init_hw dcn20_fpu_adjust_dppclk dcn20_fpu_set_wb_arb_params dcn20_fpu_set_wm_ranges dcn20_get_dcc_compression_cap dcn20_hubbub_create dcn20_hubp_create dcn20_hubp_pg_control dcn20_hw_sequencer_construct dcn20_hwseq_create dcn20_i2c_hw_create dcn20_init_blank dcn20_init_sys_ctx dcn20_init_vm_ctx dcn20_ipp_construct dcn20_ipp_create dcn20_link_encoder_construct dcn20_link_encoder_create dcn20_link_encoder_enable_dp_output dcn20_link_encoder_get_max_link_cap dcn20_link_encoder_is_in_alt_mode dcn20_lock_phy dcn20_log_color_state dcn20_merge_pipes_for_validate dcn20_mmhubbub_construct dcn20_mmhubbub_create dcn20_mpc_construct dcn20_mpc_create dcn20_opp_construct dcn20_opp_create dcn20_optimize_bandwidth dcn20_override_dp_pix_clk dcn20_panel_cntl_create dcn20_patch_bounding_box dcn20_patch_unknown_plane_state dcn20_pipe_control_lock dcn20_plane_atomic_disable dcn20_populate_dml_pipes_from_context dcn20_populate_dml_writeback_from_context dcn20_post_unlock_program_front_end dcn20_post_unlock_reset_opp dcn20_power_on_plane_resources dcn20_prepare_bandwidth dcn20_program_dmdata_engine dcn20_program_front_end_for_ctx dcn20_program_output_csc dcn20_program_pipe dcn20_program_pix_clk dcn20_program_triple_buffer dcn20_release_dsc dcn20_release_pipe dcn20_remove_stream_from_ctx dcn20_reset_back_end_for_pipe dcn20_reset_hw_ctx_wrap dcn20_resource_construct dcn20_resource_destruct dcn20_set_blend_lut dcn20_set_disp_pattern_generator dcn20_set_dmdata_attributes dcn20_set_flip_control_gsl dcn20_set_input_transfer_func dcn20_set_mcif_arb_params dcn20_set_output_transfer_func dcn20_set_shaper_3dlut dcn20_setup_gsl_group_as_lock dcn20_setup_vupdate_interrupt dcn20_split_stream_for_mpc dcn20_split_stream_for_odm dcn20_stream_encoder_construct dcn20_stream_encoder_create dcn20_timing_generator_create dcn20_timing_generator_init dcn20_unblank_stream dcn20_unlock_phy dcn20_update_bandwidth dcn20_update_bounding_box dcn20_update_clocks_update_dentist dcn20_update_clocks_update_dpp_dto dcn20_update_dchubp_dpp dcn20_update_mpcc dcn20_update_odm dcn20_update_plane_addr dcn20_validate_apply_pipe_split_flags dcn20_validate_bandwidth dcn20_validate_bandwidth_fp dcn20_validate_bandwidth_internal dcn20_validate_dsc dcn20_vmid_setup dcn20_wait_for_blank_complete dcn21_PLAT_58856_wa dcn21_calculate_wm dcn21_clk_mgr_set_bw_params_wm_table dcn21_clock_source_create dcn21_create_audio dcn21_create_resource_pool dcn21_dchvm_init dcn21_destroy_resource_pool dcn21_dmcu_create dcn21_dmcu_init dcn21_dmub_abm_set_pipe dcn21_exit_optimized_pwr_state dcn21_fast_validate_bw dcn21_get_panel_config_defaults dcn21_hw_sequencer_construct dcn21_hwseq_create dcn21_init_sys_ctx dcn21_is_abm_supported dcn21_link_encoder_acquire_phy dcn21_link_encoder_construct dcn21_link_encoder_create dcn21_link_encoder_disable_output dcn21_link_encoder_enable_dp_mst_output dcn21_link_encoder_enable_dp_output dcn21_optimize_pwr_state dcn21_panel_cntl_create dcn21_patch_unknown_plane_state dcn21_populate_dml_pipes_from_context dcn21_resource_construct dcn21_resource_destruct dcn21_s0i3_golden_init_wa dcn21_set_abm_immediate_disable dcn21_set_backlight_level dcn21_set_pipe dcn21_stream_encoder_create dcn21_update_bw_bounding_box dcn21_validate_bandwidth dcn21_validate_bandwidth_fp dcn2_are_clock_states_equal dcn2_enable_pme_wa dcn2_get_clock dcn2_i2c_hw_construct dcn2_init_clocks dcn2_notify_link_rate_change dcn2_read_clocks_from_hw_dentist dcn2_update_clocks dcn2_update_clocks_fpga dcn301_calculate_wm_and_dlg dcn301_clk_src_construct dcn301_clock_source_create dcn301_create_audio dcn301_create_resource_pool dcn301_destroy_resource_pool dcn301_destruct dcn301_fpu_calculate_wm_and_dlg dcn301_fpu_init_soc_bounding_box dcn301_fpu_set_wm_ranges dcn301_fpu_update_bw_bounding_box dcn301_get_16_bit_backlight_from_pwm dcn301_hw_sequencer_construct dcn301_hwseq_create dcn301_is_panel_backlight_on dcn301_is_panel_powered_on dcn301_link_encoder_construct dcn301_link_encoder_create dcn301_panel_cntl_construct dcn301_panel_cntl_create dcn301_panel_cntl_destroy dcn301_panel_cntl_hw_init dcn301_resource_construct dcn301_smu_enable_phy_refclk_pwrdwn dcn301_smu_enable_pme_wa dcn301_smu_get_smu_version dcn301_smu_send_msg_with_param dcn301_smu_set_dispclk dcn301_smu_set_display_idle_optimization dcn301_smu_set_dppclk dcn301_smu_set_dprefclk dcn301_smu_set_dram_addr_high dcn301_smu_set_dram_addr_low dcn301_smu_set_hard_min_dcfclk dcn301_smu_set_min_deep_sleep_dcfclk dcn301_smu_transfer_dpm_table_smu_2_dram dcn301_smu_transfer_wm_table_dram_2_smu dcn301_store_backlight_level dcn301_stream_encoder_create dcn301_timing_generator_init dcn301_update_bw_bounding_box dcn302_clock_source_create dcn302_create_audio dcn302_create_resource_pool dcn302_destroy_resource_pool dcn302_dpp_pg_control dcn302_dsc_pg_control dcn302_fpu_init_soc_bounding_box dcn302_fpu_update_bw_bounding_box dcn302_get_panel_config_defaults dcn302_hubp_pg_control dcn302_hw_sequencer_construct dcn302_hwseq_create dcn302_link_encoder_create dcn302_panel_cntl_create dcn302_resource_construct dcn302_resource_destruct dcn302_stream_encoder_create dcn302_update_bw_bounding_box dcn303_clock_source_create dcn303_create_audio dcn303_create_resource_pool dcn303_destroy_resource_pool dcn303_dpp_pg_control dcn303_dsc_pg_control dcn303_enable_power_gating_plane dcn303_fpu_init_soc_bounding_box dcn303_fpu_update_bw_bounding_box dcn303_get_panel_config_defaults dcn303_hubp_pg_control dcn303_hw_sequencer_construct dcn303_hwseq_create dcn303_link_encoder_create dcn303_panel_cntl_create dcn303_resource_construct dcn303_resource_destruct dcn303_stream_encoder_create dcn303_update_bw_bounding_box dcn30_acquire_post_bldn_3dlut dcn30_add_stream_to_ctx dcn30_apply_idle_power_optimizations dcn30_calc_max_scaled_time dcn30_calculate_wm_and_dlg dcn30_can_support_mclk_switch_using_fw_based_vblank_stretch dcn30_clock_source_create dcn30_create_audio dcn30_create_resource_pool dcn30_destroy_resource_pool dcn30_dio_stream_encoder_construct dcn30_disable_writeback dcn30_does_plane_fit_in_mall dcn30_dwbc_construct dcn30_enable_writeback dcn30_find_dummy_latency_index_for_fw_based_mclk_switch dcn30_find_split_pipe dcn30_fpu_calculate_wm_and_dlg dcn30_fpu_get_optimal_dcfclk_fclk_for_uclk dcn30_fpu_populate_dml_writeback_from_context dcn30_fpu_set_mcif_arb_params dcn30_fpu_update_bw_bounding_box dcn30_fpu_update_dram_channel_width_bytes dcn30_fpu_update_max_clk dcn30_fpu_update_soc_for_wm_a dcn30_get_panel_config_defaults dcn30_hardware_release dcn30_hw_sequencer_construct dcn30_hwseq_create dcn30_init_hw dcn30_internal_validate_bw dcn30_link_encoder_construct dcn30_link_encoder_create dcn30_link_encoder_validate_output_with_stream dcn30_log_color_state dcn30_mmhubbub_construct dcn30_mmhubbub_warmup dcn30_mpc_construct dcn30_notify_link_rate_change dcn30_panel_cntl_create dcn30_populate_dml_pipes_from_context dcn30_populate_dml_writeback_from_context dcn30_prepare_bandwidth dcn30_program_all_writeback_pipes_in_tree dcn30_program_dmdata_engine dcn30_program_gamut_remap dcn30_release_post_bldn_3dlut dcn30_resource_construct dcn30_resource_destruct dcn30_set_avmute dcn30_set_blend_lut dcn30_set_disp_pattern_generator dcn30_set_input_transfer_func dcn30_set_mcif_arb_params dcn30_set_mpc_shaper_3dlut dcn30_set_output_transfer_func dcn30_set_writeback dcn30_setup_mclk_switch_using_fw_based_vblank_stretch dcn30_smu_check_driver_if_version dcn30_smu_check_msg_header_version dcn30_smu_get_dc_mode_max_dpm_freq dcn30_smu_get_dpm_freq_by_index dcn30_smu_get_smu_version dcn30_smu_send_msg_with_param dcn30_smu_set_display_refresh_from_mall dcn30_smu_set_dram_addr_high dcn30_smu_set_dram_addr_low dcn30_smu_set_external_client_df_cstate_allow dcn30_smu_set_hard_max_by_freq dcn30_smu_set_hard_min_by_freq dcn30_smu_set_min_deep_sleep_dcef_clk dcn30_smu_set_num_of_displays dcn30_smu_set_pme_workaround dcn30_smu_test_message dcn30_smu_transfer_wm_table_dram_2_smu dcn30_smu_transfer_wm_table_smu_2_dram dcn30_split_stream_for_mpc_or_odm dcn30_stream_encoder_create dcn30_timing_generator_init dcn30_update_bw_bounding_box dcn30_update_info_frame dcn30_update_soc_for_wm_a dcn30_update_writeback dcn30_validate_bandwidth dcn30_wait_for_all_pending_updates dcn314_are_clock_states_equal dcn314_calculate_dccg_k1_k2_values dcn314_calculate_pix_rate_divider dcn314_clk_mgr_construct dcn314_clk_mgr_destroy dcn314_create_resource_pool dcn314_destroy_resource_pool dcn314_dio_stream_encoder_construct dcn314_disable_link_output dcn314_dpp_root_clock_control dcn314_dsc_pg_control dcn314_enable_pme_wa dcn314_enable_power_gating_plane dcn314_get_panel_config_defaults dcn314_get_preferred_eng_id_dpia dcn314_hw_sequencer_construct dcn314_hwseq_create dcn314_init_clocks dcn314_is_spll_ssc_enabled dcn314_notify_wm_ranges dcn314_populate_dml_pipes_from_context dcn314_populate_dml_pipes_from_context_fpu dcn314_resource_construct dcn314_resource_destruct dcn314_resync_fifo_dccg_dio dcn314_smu_enable_phy_refclk_pwrdwn dcn314_smu_enable_pme_wa dcn314_smu_get_smu_version dcn314_smu_send_msg_with_param dcn314_smu_set_dispclk dcn314_smu_set_display_idle_optimization dcn314_smu_set_dppclk dcn314_smu_set_dprefclk dcn314_smu_set_dram_addr_high dcn314_smu_set_dram_addr_low dcn314_smu_set_dtbclk dcn314_smu_set_hard_min_dcfclk dcn314_smu_set_min_deep_sleep_dcfclk dcn314_smu_set_zstate_support dcn314_smu_transfer_dpm_table_smu_2_dram dcn314_smu_transfer_wm_table_dram_2_smu dcn314_stream_encoder_create dcn314_timing_generator_init dcn314_update_bw_bounding_box dcn314_update_bw_bounding_box_fpu dcn314_update_clocks dcn314_update_odm dcn314_validate_bandwidth dcn315_clk_mgr_construct dcn315_clk_mgr_destroy dcn315_create_resource_pool dcn315_destroy_resource_pool dcn315_enable_pme_wa dcn315_get_panel_config_defaults dcn315_notify_wm_ranges dcn315_populate_dml_pipes_from_context dcn315_resource_construct dcn315_resource_destruct dcn315_smu_enable_phy_refclk_pwrdwn dcn315_smu_enable_pme_wa dcn315_smu_get_dpref_clk dcn315_smu_get_dtbclk dcn315_smu_get_smu_version dcn315_smu_send_msg_with_param dcn315_smu_set_dispclk dcn315_smu_set_display_idle_optimization dcn315_smu_set_dppclk dcn315_smu_set_dram_addr_high dcn315_smu_set_dram_addr_low dcn315_smu_set_dtbclk dcn315_smu_set_hard_min_dcfclk dcn315_smu_set_min_deep_sleep_dcfclk dcn315_smu_transfer_dpm_table_smu_2_dram dcn315_smu_transfer_wm_table_dram_2_smu dcn315_stream_encoder_create dcn315_update_bw_bounding_box dcn315_update_clocks dcn315_update_soc_for_wm_a dcn316_clk_mgr_construct dcn316_clk_mgr_destroy dcn316_create_resource_pool dcn316_destroy_resource_pool dcn316_enable_pme_wa dcn316_get_panel_config_defaults dcn316_notify_wm_ranges dcn316_populate_dml_pipes_from_context dcn316_resource_construct dcn316_resource_destruct dcn316_smu_enable_phy_refclk_pwrdwn dcn316_smu_enable_pme_wa dcn316_smu_get_dpref_clk dcn316_smu_get_smu_fclk dcn316_smu_get_smu_version dcn316_smu_send_msg_with_param dcn316_smu_set_dispclk dcn316_smu_set_display_idle_optimization dcn316_smu_set_dppclk dcn316_smu_set_dram_addr_high dcn316_smu_set_dram_addr_low dcn316_smu_set_dtbclk dcn316_smu_set_hard_min_dcfclk dcn316_smu_set_min_deep_sleep_dcfclk dcn316_smu_transfer_dpm_table_smu_2_dram dcn316_smu_transfer_wm_table_dram_2_smu dcn316_stream_encoder_create dcn316_update_bw_bounding_box dcn316_update_clocks dcn31_afmt_create dcn31_are_clock_states_equal dcn31_aux_engine_create dcn31_calculate_wm_and_dlg dcn31_calculate_wm_and_dlg_fp dcn31_clk_mgr_construct dcn31_clk_mgr_destroy dcn31_clk_src_construct dcn31_clock_source_create dcn31_create_audio dcn31_create_resource_pool dcn31_destroy_resource_pool dcn31_dsc_pg_control dcn31_enable_pme_wa dcn31_enable_power_gating_plane dcn31_fill_stream_allocation_row_info dcn31_get_16_bit_backlight_from_pwm dcn31_get_active_display_cnt_wa dcn31_get_det_buffer_size dcn31_get_dtb_ref_freq_khz dcn31_get_panel_config_defaults dcn31_hpo_dp_link_enc_disable dcn31_hpo_dp_link_enc_disable_output dcn31_hpo_dp_link_enc_enable dcn31_hpo_dp_link_enc_enable_dp_output dcn31_hpo_dp_link_enc_is_in_alt_mode dcn31_hpo_dp_link_enc_read_state dcn31_hpo_dp_link_enc_set_ffe dcn31_hpo_dp_link_enc_set_link_test_pattern dcn31_hpo_dp_link_enc_set_throttled_vcp_size dcn31_hpo_dp_link_enc_update_stream_allocation_table dcn31_hpo_dp_link_encoder_create dcn31_hpo_dp_stream_enc_audio_disable dcn31_hpo_dp_stream_enc_audio_enable dcn31_hpo_dp_stream_enc_audio_setup dcn31_hpo_dp_stream_enc_disable dcn31_hpo_dp_stream_enc_dp_blank dcn31_hpo_dp_stream_enc_dp_unblank dcn31_hpo_dp_stream_enc_enable_stream dcn31_hpo_dp_stream_enc_map_stream_to_link dcn31_hpo_dp_stream_enc_read_state dcn31_hpo_dp_stream_enc_set_dsc_pps_info_packet dcn31_hpo_dp_stream_enc_set_stream_attribute dcn31_hpo_dp_stream_enc_stop_dp_info_packets dcn31_hpo_dp_stream_enc_update_dp_info_packets dcn31_hpo_dp_stream_enc_update_dp_info_packets_sdp_line_num dcn31_hpo_dp_stream_encoder_construct dcn31_hpo_dp_stream_encoder_create dcn31_hubp_pg_control dcn31_hw_sequencer_construct dcn31_hwseq_create dcn31_i2c_hw_create dcn31_init_clocks dcn31_init_crb dcn31_init_hw dcn31_init_sys_ctx dcn31_is_panel_backlight_on dcn31_is_panel_powered_on dcn31_link_enc_create_minimal dcn31_link_encoder_construct dcn31_link_encoder_construct_minimal dcn31_link_encoder_create dcn31_link_encoder_disable_output dcn31_link_encoder_enable_dp_mst_output dcn31_link_encoder_enable_dp_output dcn31_link_encoder_get_max_link_cap dcn31_link_encoder_is_in_alt_mode dcn31_link_encoder_set_dio_phy_mux dcn31_notify_wm_ranges dcn31_panel_cntl_construct dcn31_panel_cntl_create dcn31_panel_cntl_destroy dcn31_panel_cntl_hw_init dcn31_populate_dml_pipes_from_context dcn31_populate_dml_writeback_from_context dcn31_program_compbuf_size dcn31_program_det_size dcn31_program_pix_clk dcn31_reset_back_end_for_pipe dcn31_reset_hw_ctx_wrap dcn31_resource_construct dcn31_resource_destruct dcn31_set_backlight_level dcn31_set_hblank_min_symbol_width dcn31_set_low_power_state dcn31_set_mcif_arb_params dcn31_set_static_screen_control dcn31_setup_hpo_hw_control dcn31_smu_enable_phy_refclk_pwrdwn dcn31_smu_enable_pme_wa dcn31_smu_get_smu_version dcn31_smu_send_msg_with_param dcn31_smu_set_dispclk dcn31_smu_set_display_idle_optimization dcn31_smu_set_dppclk dcn31_smu_set_dprefclk dcn31_smu_set_dram_addr_high dcn31_smu_set_dram_addr_low dcn31_smu_set_dtbclk dcn31_smu_set_hard_min_dcfclk dcn31_smu_set_min_deep_sleep_dcfclk dcn31_smu_set_zstate_support dcn31_smu_transfer_dpm_table_smu_2_dram dcn31_smu_transfer_wm_table_dram_2_smu dcn31_store_backlight_level dcn31_stream_encoder_create dcn31_timing_generator_init dcn31_update_bw_bounding_box dcn31_update_clocks dcn31_update_info_frame dcn31_update_soc_for_wm_a dcn31_validate_bandwidth dcn31_vpg_create dcn31_wait_for_det_apply dcn31_z10_restore dcn31_z10_save_init dcn31_zero_pipe_dcc_fraction dcn31x_populate_dml_pipes_from_context dcn321_afmt_create dcn321_aux_engine_create dcn321_clock_source_create dcn321_create_audio dcn321_create_resource_pool dcn321_destroy_resource_pool dcn321_dpp_create dcn321_dsc_create dcn321_dwbc_create dcn321_hpo_dp_link_encoder_create dcn321_hpo_dp_stream_encoder_create dcn321_hubbub_create dcn321_hubp_create dcn321_hwseq_create dcn321_i2c_hw_create dcn321_insert_entry_into_table_sorted dcn321_link_encoder_construct dcn321_link_encoder_create dcn321_mmhubbub_create dcn321_mpc_create dcn321_opp_create dcn321_resource_construct dcn321_resource_destruct dcn321_stream_encoder_create dcn321_timing_generator_create dcn321_update_bw_bounding_box dcn321_update_bw_bounding_box_fpu dcn321_vpg_create dcn32_acquire_free_pipe_as_secondary_dpp_pipe dcn32_acquire_free_pipe_as_secondary_opp_head dcn32_acquire_post_bldn_3dlut dcn32_add_phantom_pipes dcn32_afmt_create dcn32_all_pipes_have_stream_and_plane dcn32_allow_subvp_high_refresh_rate dcn32_allow_subvp_with_active_margin dcn32_any_surfaces_rotated dcn32_apply_idle_power_optimizations dcn32_apply_merge_split_flags_helper dcn32_apply_update_flags_for_phantom dcn32_are_clock_states_equal dcn32_assign_fpo_vactive_candidate dcn32_assign_subvp_pipe dcn32_auto_dpm_test_log dcn32_aux_engine_create dcn32_build_wm_range_table_fpu dcn32_calc_num_avail_chans_for_mall dcn32_calculate_cab_allocation dcn32_calculate_dccg_k1_k2_values dcn32_calculate_dlg_params dcn32_calculate_mall_ways_from_bytes dcn32_calculate_pix_rate_divider dcn32_calculate_wm_and_dlg dcn32_calculate_wm_and_dlg_fpu dcn32_can_support_mclk_switch_using_fw_based_vblank_stretch dcn32_check_native_scaling_for_res dcn32_clk_mgr_construct dcn32_clk_mgr_destroy dcn32_clock_source_create dcn32_commit_subvp_config dcn32_create_audio dcn32_create_resource_pool dcn32_destroy_resource_pool dcn32_determine_det_override dcn32_determine_max_vratio_prefetch dcn32_dio_stream_encoder_construct dcn32_disable_link_output dcn32_disable_phantom_streams dcn32_dpp_create dcn32_dsc_create dcn32_dsc_pg_control dcn32_dsc_pg_status dcn32_dump_clk_registers dcn32_dwbc_create dcn32_enable_phantom_plane dcn32_enable_phantom_stream dcn32_enable_phantom_streams dcn32_enable_pme_wa dcn32_enable_power_gating_plane dcn32_find_dummy_latency_index_for_fw_based_mclk_switch dcn32_find_optimal_free_pipe_as_secondary_dpp_pipe dcn32_find_split_pipe dcn32_find_vactive_pipe dcn32_full_validate_bw_helper dcn32_get_dispclk_from_dentist dcn32_get_memclk_states_from_smu dcn32_helper_calculate_mall_bytes_for_cursor dcn32_helper_calculate_num_ways_for_subvp dcn32_helper_populate_phantom_dlg_params dcn32_hpo_dp_link_enc_is_in_alt_mode dcn32_hpo_dp_link_encoder_create dcn32_hpo_dp_stream_encoder_create dcn32_hubbub_create dcn32_hubp_create dcn32_hubp_pg_control dcn32_hw_sequencer_init_functions dcn32_hwseq_create dcn32_i2c_hw_create dcn32_init_blank dcn32_init_clocks dcn32_init_crb dcn32_init_hw dcn32_init_single_clock dcn32_interdependent_update_lock dcn32_internal_validate_bw dcn32_is_center_timing dcn32_is_dp_dig_pixel_rate_div_policy dcn32_is_pipe_topology_transition_seamless dcn32_is_psr_capable dcn32_is_smu_present dcn32_link_encoder_construct dcn32_link_encoder_create dcn32_link_encoder_enable_dp_output dcn32_link_encoder_get_max_link_cap dcn32_link_encoder_is_in_alt_mode dcn32_merge_pipes_for_subvp dcn32_mmhubbub_construct dcn32_mmhubbub_create dcn32_mpc_construct dcn32_mpc_create dcn32_mpo_in_use dcn32_notify_wm_ranges dcn32_opp_create dcn32_override_min_req_dcfclk dcn32_override_min_req_memclk dcn32_panel_cntl_create dcn32_patch_dpm_table dcn32_populate_dml_pipes_from_context dcn32_prepare_bandwidth dcn32_program_compbuf_size dcn32_program_det_size dcn32_program_mall_pipe_config dcn32_program_outstanding_updates dcn32_release_post_bldn_3dlut dcn32_resource_construct dcn32_resource_destruct dcn32_resync_fifo_dccg_dio dcn32_set_clock_limits dcn32_set_det_allocations dcn32_set_hard_max_memclk dcn32_set_hard_min_memclk dcn32_set_input_transfer_func dcn32_set_max_memclk dcn32_set_mcm_luts dcn32_set_min_memclk dcn32_set_mpc_shaper_3dlut dcn32_set_output_transfer_func dcn32_set_phantom_stream_timing dcn32_smu_send_cab_for_uclk_message dcn32_smu_send_fclk_pstate_message dcn32_smu_send_msg_with_param dcn32_smu_set_hard_min_by_freq dcn32_smu_set_pme_workaround dcn32_smu_transfer_wm_table_dram_2_smu dcn32_smu_wait_for_dmub_ack_mclk dcn32_smu_wait_get_hard_min_status dcn32_split_stream_for_mpc_or_odm dcn32_stream_encoder_create dcn32_subvp_drr_admissable dcn32_subvp_in_use dcn32_subvp_pipe_control_lock dcn32_subvp_pipe_control_lock_fast dcn32_subvp_vblank_admissable dcn32_timing_generator_create dcn32_timing_generator_init dcn32_unblank_stream dcn32_update_bw_bounding_box dcn32_update_bw_bounding_box_fpu dcn32_update_clocks dcn32_update_clocks_update_dentist dcn32_update_clocks_update_dpp_dto dcn32_update_dml_pipes_odm_policy_based_on_context dcn32_update_dsc_on_stream dcn32_update_dsc_pg dcn32_update_force_pstate dcn32_update_mall_sel dcn32_update_odm dcn32_update_phantom_vp_position dcn32_validate_bandwidth dcn32_vpg_create dcn32_zero_pipe_dcc_fraction dcn351_calc_blocks_to_gate dcn351_calc_blocks_to_ungate dcn351_clk_mgr_construct dcn351_create_resource_pool dcn351_decide_zstate_support dcn351_destroy_resource_pool dcn351_get_preferred_eng_id_dpia dcn351_hw_block_power_down dcn351_hw_block_power_up dcn351_hw_sequencer_construct dcn351_hwseq_create dcn351_irq_construct dcn351_populate_dml_pipes_from_context_fpu dcn351_resource_construct dcn351_resource_destruct dcn351_update_bw_bounding_box_fpu dcn351_validate_bandwidth dcn35_apply_idle_power_optimizations dcn35_are_clock_states_equal dcn35_build_wm_range_table_fpu dcn35_calc_blocks_to_gate dcn35_calc_blocks_to_ungate dcn35_clk_mgr_construct dcn35_clk_mgr_destroy dcn35_clock_source_create dcn35_create_resource_pool dcn35_decide_zstate_support dcn35_destroy_resource_pool dcn35_dio_stream_encoder_construct dcn35_disable_otg_wa dcn35_disable_plane dcn35_dpp_create dcn35_dpp_root_clock_control dcn35_dpstream_root_clock_control dcn35_dsc_create dcn35_dsc_pg_control dcn35_dwbc_construct dcn35_dwbc_create dcn35_dwbc_set_fgcg dcn35_enable_plane dcn35_enable_pme_wa dcn35_enable_power_gating_plane dcn35_exit_low_power_state dcn35_get_active_display_cnt_wa dcn35_get_dig_mode dcn35_get_panel_config_defaults dcn35_get_preferred_eng_id_dpia dcn35_hardware_release dcn35_hubbub_create dcn35_hubp_create dcn35_hw_block_power_down dcn35_hw_block_power_up dcn35_hw_sequencer_construct dcn35_hwseq_create dcn35_init_clocks dcn35_init_clocks_fpga dcn35_init_crb dcn35_init_hw dcn35_init_pipes dcn35_irq_construct dcn35_is_dig_enabled dcn35_is_dp_dig_pixel_rate_div_policy dcn35_is_ips_supported dcn35_is_spll_ssc_enabled dcn35_link_encoder_construct dcn35_link_encoder_create dcn35_link_encoder_disable_dpia_output dcn35_link_encoder_disable_output dcn35_link_encoder_enable_dp_mst_output dcn35_link_encoder_enable_dp_output dcn35_link_encoder_enable_dpia_output dcn35_link_encoder_init dcn35_link_encoder_set_fgcg dcn35_link_encoder_setup dcn35_mmhubbub_construct dcn35_mmhubbub_create dcn35_mmhubbub_set_fgcg dcn35_mpc_create dcn35_notify_wm_ranges dcn35_opp_construct dcn35_opp_create dcn35_opp_set_fgcg dcn35_optimize_bandwidth dcn35_patch_unknown_plane_state dcn35_physymclk_root_clock_control dcn35_plane_atomic_disable dcn35_populate_dml_pipes_from_context_fpu dcn35_power_down_on_boot dcn35_prepare_bandwidth dcn35_program_compbuf_size dcn35_resource_construct dcn35_resource_destruct dcn35_root_clock_control dcn35_set_dmu_fgcg dcn35_set_dppclk_enable dcn35_set_drr dcn35_set_long_vblank dcn35_set_low_power_state dcn35_set_static_screen_control dcn35_setup_hpo_hw_control dcn35_smu_enable_phy_refclk_pwrdwn dcn35_smu_enable_pme_wa dcn35_smu_exit_low_power_state dcn35_smu_get_dprefclk dcn35_smu_get_dtbclk dcn35_smu_get_ips_supported dcn35_smu_get_smu_version dcn35_smu_notify_host_router_bw dcn35_smu_send_msg_with_param dcn35_smu_set_dispclk dcn35_smu_set_display_idle_optimization dcn35_smu_set_dppclk dcn35_smu_set_dprefclk dcn35_smu_set_dram_addr_high dcn35_smu_set_dram_addr_low dcn35_smu_set_dtbclk dcn35_smu_set_hard_min_dcfclk dcn35_smu_set_min_deep_sleep_dcfclk dcn35_smu_set_zstate_support dcn35_smu_transfer_dpm_table_smu_2_dram dcn35_smu_transfer_wm_table_dram_2_smu dcn35_smu_wait_for_response dcn35_stream_encoder_create dcn35_timing_generator_create dcn35_timing_generator_init dcn35_timing_generator_set_fgcg dcn35_update_bw_bounding_box_fpu dcn35_update_clocks dcn35_update_clocks_fpga dcn35_update_clocks_update_dpp_dto dcn35_update_clocks_update_dtb_dto dcn35_update_odm dcn35_validate_bandwidth dcn35_vbios_smu_enable_48mhz_tmdp_refclk_pwrdwn dcn35_z10_restore dcn36_create_resource_pool dcn36_destroy_resource_pool dcn36_get_preferred_eng_id_dpia dcn36_hwseq_create dcn36_irq_construct dcn36_resource_construct dcn36_resource_destruct dcn3_are_clock_states_equal dcn3_clk_mgr_construct dcn3_clk_mgr_destroy dcn3_clk_src_construct dcn3_dpp_cm_get_reg_field dcn3_enable_pme_wa dcn3_fpu_build_wm_range_table dcn3_get_memclk_states_from_smu dcn3_get_pix_clk_dividers dcn3_init_clocks dcn3_init_clocks_fpga dcn3_init_single_clock dcn3_is_smu_present dcn3_notify_wm_ranges dcn3_program_pix_clk dcn3_set_hard_max_memclk dcn3_set_hard_min_memclk dcn3_set_max_memclk dcn3_set_min_memclk dcn3_update_clocks dcn401_afmt_create dcn401_apply_idle_power_optimizations dcn401_are_clock_states_equal dcn401_auto_dpm_test_log dcn401_aux_engine_create dcn401_build_pipe_pix_clk_params dcn401_build_update_bandwidth_clocks_sequence dcn401_build_update_display_clocks_sequence dcn401_build_wm_range_table_fpu dcn401_calculate_dccg_tmds_div_value dcn401_calculate_vready_offset_for_group dcn401_clk_mgr_construct dcn401_clk_mgr_destroy dcn401_clk_src_construct dcn401_clock_source_create dcn401_create_audio dcn401_create_resource_pool dcn401_destroy_resource_pool dcn401_detect_pipe_changes dcn401_dio_stream_encoder_construct dcn401_disable_link_output dcn401_dpp_create dcn401_dsc_create dcn401_dump_clk_registers dcn401_dwbc_create dcn401_enable_pme_wa dcn401_enable_stream dcn401_enable_stream_timing dcn401_execute_block_sequence dcn401_fams2_global_control_lock dcn401_fams2_global_control_lock_fast dcn401_fams2_update_config dcn401_get_dig_mode dcn401_get_dispclk_from_dentist dcn401_get_dtb_ref_freq_khz dcn401_get_hard_min_fclk dcn401_get_hard_min_memclk dcn401_get_memclk_states_from_smu dcn401_get_power_profile dcn401_get_vstartup_for_pipe dcn401_hardware_release dcn401_hpo_dp_link_encoder_create dcn401_hpo_dp_stream_encoder_create dcn401_hubbub_create dcn401_hubp_create dcn401_hw_sequencer_init_functions dcn401_hwseq_create dcn401_i2c_hw_create dcn401_init_clocks dcn401_init_crb dcn401_init_hw dcn401_init_single_clock dcn401_interdependent_update_lock dcn401_is_dig_enabled dcn401_is_smu_present dcn401_link_encoder_construct dcn401_link_encoder_create dcn401_link_encoder_enable_dp_output dcn401_link_encoder_setup dcn401_mmhubbub_create dcn401_mpc_construct dcn401_mpc_create dcn401_notify_wm_ranges dcn401_opp_create dcn401_optimize_bandwidth dcn401_patch_unknown_plane_state dcn401_perform_3dlut_wa_unlock dcn401_plane_atomic_power_down dcn401_populate_mcm_luts dcn401_post_unlock_program_front_end dcn401_prepare_bandwidth dcn401_prepare_mcache_programming dcn401_program_arbiter dcn401_program_compbuf_segments dcn401_program_det_segments dcn401_program_front_end_for_ctx dcn401_program_gamut_remap dcn401_program_outstanding_updates dcn401_program_pipe dcn401_program_pix_clk dcn401_reset_back_end_for_pipe dcn401_reset_hw_ctx_wrap dcn401_resource_construct dcn401_resource_destruct dcn401_set_cursor_position dcn401_set_dppclk_enable dcn401_set_hard_min_by_freq_optimized dcn401_set_hard_min_memclk dcn401_set_mcm_luts dcn401_set_output_transfer_func dcn401_setup_hpo_hw_control dcn401_smu_get_num_of_umc_channels dcn401_smu_indicate_drr_status dcn401_smu_send_cab_for_uclk_message dcn401_smu_send_fclk_pstate_message dcn401_smu_send_msg_with_param dcn401_smu_send_uclk_pstate_message dcn401_smu_set_active_uclk_fclk_hardmin dcn401_smu_set_hard_min_by_freq dcn401_smu_set_idle_uclk_fclk_hardmin dcn401_smu_set_min_deep_sleep_dcef_clk dcn401_smu_set_num_of_displays dcn401_smu_set_pme_workaround dcn401_smu_set_subvp_uclk_fclk_hardmin dcn401_smu_transfer_wm_table_dram_2_smu dcn401_smu_wait_for_dmub_ack_mclk dcn401_smu_wait_hard_min_status dcn401_stream_encoder_create dcn401_timing_generator_create dcn401_timing_generator_init dcn401_trigger_3dlut_dma_load dcn401_unblank_stream dcn401_update_bandwidth dcn401_update_bw_bounding_box dcn401_update_bw_bounding_box_fpu dcn401_update_clocks dcn401_update_odm dcn401_validate_bandwidth dcn401_vpg_create dcn401_wait_for_dcc_meta_propagation dcn401_wait_for_det_buffer_update_under_otg_master dcn401_wait_for_det_update dcn_bw_calc_rq_dlg_ttu dcn_bw_max dcn_bw_notify_pplib_of_wm_ranges dcn_bw_sync_calcs_and_dml dcn_bw_update_from_pplib_dcfclks dcn_bw_update_from_pplib_fclks dcn_dccg_destroy dcn_get_approx_det_segs_required_for_pstate dcn_get_max_non_odm_pix_rate_100hz dcn_get_soc_clks dcn_pg_cntl_destroy dcn_validate_bandwidth ddc_service_construct deallocate_doorbell deallocate_mst_payload deallocate_sdma_queue deallocate_vmid debug_event_write_work_handler debug_lock_and_unmap debug_map_and_unlock debug_refresh_runlist debugfs_show_mqd_sdma decide_128b_132b_training_settings decide_8b_10b_training_settings decide_cr_training_pattern decide_dsc_bandwidth_range decide_dsc_target_bpp_x16 decide_edp_link_settings_with_dsc decide_eq_training_pattern decide_fallback_link_setting decode_pcie_lane_width decrement_queue_count default_attr_update dentist_get_did_from_divider dentist_get_divider_from_did destroy_event destroy_hiq_mqd destroy_hiq_mqd_v9_4_3 destroy_kernel_queue_cpsch destroy_mqd_v9_4_3 destroy_queue_cpsch destroy_queue_nocpsch destroy_queue_nocpsch_locked det_surface_update detect_dp detect_dp_sink_caps detect_edp_sink_caps detect_link_and_local_sink detect_queue_hang determine_pipe_unlock_order device_queue_manager_init device_queue_manager_init_cik device_queue_manager_init_v10 device_queue_manager_init_v11 device_queue_manager_init_v12 device_queue_manager_init_v9 device_queue_manager_init_vi device_queue_manager_uninit device_type_from_device_id df_v1_7_enable_broadcast_mode df_v1_7_enable_ecc_force_par_wr_rmw df_v1_7_get_clockgating_state df_v1_7_get_fb_channel_number df_v1_7_get_hbm_channel_number df_v1_7_sw_fini df_v1_7_sw_init df_v1_7_update_medium_grain_clock_gating df_v3_6_enable_broadcast_mode df_v3_6_get_clockgating_state df_v3_6_get_df_cntr_avail df_v3_6_get_fb_channel_number df_v3_6_get_fica df_v3_6_get_hbm_channel_number df_v3_6_perfmon_wreg df_v3_6_pmc_get_count df_v3_6_pmc_get_ctrl_settings df_v3_6_pmc_start df_v3_6_pmc_stop df_v3_6_query_ras_poison_mode df_v3_6_set_fica df_v3_6_sw_fini df_v3_6_sw_init df_v3_6_update_medium_grain_clock_gating df_v4_15_hw_init df_v4_3_query_ras_poison_mode df_v4_6_2_query_ras_poison_mode die_kobj_release disable_dangling_plane disable_dio_audio_packet disable_dio_link_output disable_dpia_link_output disable_hpd_get disable_hpd_ops_open disable_hpd_set disable_hpo_dp_audio_packet disable_hpo_dp_link_output disable_link disable_vbios_mode_if_required disable_vga_and_power_gate_all_controllers disallow_edp_enter_psr_fops_open disallow_edp_enter_psr_get disallow_edp_enter_psr_set disallow_subvp_in_active_plus_blank dispclkdppclkdcfclk_deep_sleep_prefetch_parameters_watermarks_and_performance_calculation display_pipe_configuration dm_acpi_process_phy_transition_interlock dm_allocate_gpu_mem dm_atomic_destroy_state dm_atomic_duplicate_state dm_atomic_get_state dm_bandwidth_update dm_check_cursor_fb dm_check_native_cursor_state dm_check_soft_reset dm_crtc_get_scanoutpos dm_crtc_high_irq dm_dmub_hw_init dm_dmub_outbox1_low_irq dm_dmub_sw_init dm_dp_add_mst_connector dm_dp_aux_transfer dm_dp_create_fake_mst_encoders dm_dp_mst_atomic_check dm_dp_mst_connector_destroy dm_dp_mst_detect dm_dp_mst_get_modes dm_dp_mst_is_port_support_mode dm_dtn_log_append_v dm_dtn_log_begin dm_dtn_log_end dm_early_init dm_enable_per_frame_crtc_master_sync dm_encoder_helper_atomic_check dm_encoder_helper_disable dm_execute_dmub_cmd dm_execute_dmub_cmd_list dm_free_gpu_mem dm_get_adaptive_sync_support_type dm_get_elapse_time_in_ns dm_get_plane_scale dm_gpureset_toggle_interrupts dm_handle_hpd_rx_offload_work dm_handle_hpd_work dm_handle_mst_down_rep_msg_ready dm_handle_mst_sideband_msg_ready_event dm_helper_dmub_aux_transfer_sync dm_helpers_allocate_gpu_mem dm_helpers_dmub_outbox_interrupt_control dm_helpers_dmub_set_config_sync dm_helpers_dp_handle_test_pattern_request dm_helpers_dp_mst_clear_payload_allocation_table dm_helpers_dp_mst_poll_for_allocation_change_trigger dm_helpers_dp_mst_poll_pending_down_reply dm_helpers_dp_mst_send_payload_allocation dm_helpers_dp_mst_start_top_mgr dm_helpers_dp_mst_stop_top_mgr dm_helpers_dp_mst_update_branch_bandwidth dm_helpers_dp_mst_update_mst_mgr_for_deallocation dm_helpers_dp_mst_write_payload_allocation_table dm_helpers_dp_read_dpcd dm_helpers_dp_update_branch_info dm_helpers_dp_write_dpcd dm_helpers_dp_write_dsc_enable dm_helpers_dp_write_hblank_reduction dm_helpers_enable_periodic_detection dm_helpers_free_gpu_mem dm_helpers_init_panel_settings dm_helpers_is_dp_sink_present dm_helpers_is_fullscreen dm_helpers_is_hdr_on dm_helpers_mst_enable_stream_features dm_helpers_override_panel_settings dm_helpers_parse_edid_caps dm_helpers_probe_acpi_edid dm_helpers_read_local_edid dm_helpers_smu_timeout dm_helpers_submit_i2c dm_hw_fini dm_hw_init dm_irq_work_func dm_is_idle dm_late_init dm_mst_atomic_best_encoder dm_mst_get_pbn_divider dm_parse_crc_source dm_perf_trace_timestamp dm_pflip_high_irq dm_plane_layer_index_cmp dm_pp_apply_clock_for_voltage_request dm_pp_apply_display_requirements dm_pp_apply_power_level_change_request dm_pp_get_clock_levels_by_type dm_pp_get_clock_levels_by_type_with_latency dm_pp_get_clock_levels_by_type_with_voltage dm_pp_get_funcs dm_pp_get_static_clocks dm_pp_notify_wm_clock_changes dm_prepare_suspend dm_read_reg_func dm_restore_drm_connector_state dm_resume dm_set_clockgating_state dm_set_dcn_clocks dm_set_phyd32clk dm_set_powergating_state dm_set_writeback dm_soft_reset dm_suspend dm_sw_fini dm_sw_init dm_trace_smu_delay dm_trace_smu_msg dm_update_crtc_state dm_update_mst_vcpi_slots_for_dsc dm_update_plane_state dm_validate_stream_and_context dm_vblank_get_counter dm_vupdate_high_irq dm_wait_for_idle dm_write_reg_func dma_fence_is_signaled dmcu_load_iram dmcu_set_backlight_level dmcub_PLAT_54186_wa dmcub_trace_event_state_fops_open dmcub_trace_event_state_get dmcub_trace_event_state_set dml1_extract_rq_regs dml1_rq_dlg_get_dlg_params dml1_rq_dlg_get_row_heights dml1_rq_dlg_get_rq_params dml1_validate dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation dml20_DisplayPipeConfiguration dml20_ModeSupportAndSystemConfigurationFull dml20_recalculate dml20_rq_dlg_get_dlg_params dml20_rq_dlg_get_dlg_reg dml20_rq_dlg_get_rq_params dml20_rq_dlg_get_rq_reg dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation dml20v2_DisplayPipeConfiguration dml20v2_ModeSupportAndSystemConfigurationFull dml20v2_recalculate dml20v2_rq_dlg_get_dlg_params dml20v2_rq_dlg_get_dlg_reg dml20v2_rq_dlg_get_rq_params dml20v2_rq_dlg_get_rq_reg dml21_ModeSupportAndSystemConfigurationFull dml21_add_phantom_plane dml21_add_phantom_stream dml21_allocate_memory dml21_apply_soc_bb_overrides dml21_build_fams2_programming dml21_check_mode_support dml21_copy dml21_copy_clocks_to_dc_state dml21_create dml21_create_copy dml21_destroy dml21_external_ip_params dml21_external_socbb_params dml21_extract_watermark_sets dml21_find_dc_pipes_for_plane dml21_find_dml_pipe_idx_by_plane_id dml21_get_dc_plane_idx_from_plane_id dml21_get_pipe_mcache_config dml21_get_plane_id dml21_handle_phantom_streams_planes dml21_helper_find_dml_pipe_idx_by_stream_id dml21_init dml21_initialize_ip_params dml21_initialize_soc_bb_params dml21_is_plane1_enabled dml21_map_dc_state_into_dml_display_cfg dml21_map_hw_resources dml21_mode_check_and_programming dml21_pipe_populate_global_sync dml21_populate_mall_allocation_size dml21_prepare_mcache_programming dml21_program_dc_pipe dml21_recalculate dml21_reinit dml21_rq_dlg_get_dlg_reg dml21_rq_dlg_get_rq_reg dml21_set_dc_p_state_type dml21_validate dml2_apply_det_buffer_allocation_policy dml2_build_mcache_programming dml2_build_mode_programming dml2_calc_max_scaled_time dml2_calculate_rq_and_dlg_params dml2_check_mode_supported dml2_copy dml2_copy_clocks_to_dc_state dml2_core_calcs_cursor_dlg_reg dml2_core_calcs_get_arb_params dml2_core_calcs_get_dpte_row_height dml2_core_calcs_get_global_fams2_programming dml2_core_calcs_get_global_sync_programming dml2_core_calcs_get_informative dml2_core_calcs_get_mall_allocation dml2_core_calcs_get_mcache_allocation dml2_core_calcs_get_pipe_regs dml2_core_calcs_get_plane_support_info dml2_core_calcs_get_stream_fams2_programming dml2_core_calcs_get_stream_programming dml2_core_calcs_get_stream_support_info dml2_core_calcs_get_watermarks dml2_core_create dml2_core_internal_bw_type_str dml2_core_internal_soc_state_type_str dml2_create dml2_create_copy dml2_destroy dml2_dpmm_create dml2_extract_dram_and_fclk_change_support dml2_extract_watermark_set dml2_extract_writeback_wm dml2_get_instance_size_bytes dml2_helper_calculate_num_ways_for_subvp dml2_helper_find_dml_pipe_idx_by_stream_id dml2_init dml2_init_ip_params dml2_init_soc_states dml2_init_socbb_params dml2_initialize_det_scratch dml2_initialize_instance dml2_is_stereo_timing dml2_log_internal dml2_map_dc_pipes dml2_mcg_create dml2_pmo_create dml2_policy_build_synthetic_soc_states dml2_prepare_mcache_programming dml2_print_mode_support_info dml2_printf dml2_reinit dml2_svp_add_phantom_pipe_to_dc_state dml2_svp_drr_schedulable dml2_svp_remove_all_phantom_pipes dml2_svp_validate_static_schedulability dml2_top_mcache_assign_global_mcache_ids dml2_top_mcache_calc_mcache_count_and_offsets dml2_top_mcache_validate_admissability dml2_top_optimization_init_function_min_clk_for_latency dml2_top_optimization_init_function_stutter dml2_top_optimization_init_function_uclk_pstate dml2_top_optimization_init_function_vmin dml2_top_optimization_optimize_function_mcache dml2_top_optimization_optimize_function_min_clk_for_latency dml2_top_optimization_optimize_function_stutter dml2_top_optimization_optimize_function_uclk_pstate dml2_top_optimization_optimize_function_vmin dml2_top_optimization_perform_optimization_phase dml2_top_optimization_test_function_mcache dml2_top_optimization_test_function_min_clk_for_latency dml2_top_optimization_test_function_stutter dml2_top_optimization_test_function_uclk_pstate dml2_top_optimization_test_function_vmin dml2_top_soc15_build_mcache_programming dml2_top_soc15_build_mode_programming dml2_top_soc15_check_mode_supported dml2_top_soc15_initialize_instance dml2_translate_ip_params dml2_translate_soc_states dml2_translate_socbb_params dml2_update_pipe_ctx_dchub_regs dml2_util_copy_dml_output dml2_util_copy_dml_plane dml2_util_copy_dml_surface dml2_util_copy_dml_timing dml2_util_get_maximum_odm_combine_for_output dml2_validate dml2_validate_and_build_resource dml2_validate_only dml2_verify_det_buffer_configuration dml30_CalculateBytePerPixelAnd256BBlockSizes dml30_ModeSupportAndSystemConfigurationFull dml30_recalculate dml30_rq_dlg_get_dlg_reg dml30_rq_dlg_get_rq_reg dml314_ModeSupportAndSystemConfigurationFull dml314_recalculate dml314_rq_dlg_get_dlg_reg dml314_rq_dlg_get_rq_reg dml31_ModeSupportAndSystemConfigurationFull dml31_recalculate dml31_rq_dlg_get_dlg_reg dml31_rq_dlg_get_rq_reg dml32_CalculateBytePerPixelAndBlockSizes dml32_CalculateDCCConfiguration dml32_CalculateDCFCLKDeepSleep dml32_CalculateDETBufferSize dml32_CalculateExtraLatencyBytes dml32_CalculateMALLUseForStaticScreen dml32_CalculateMaxDETAndMinCompressedBufferSize dml32_CalculateMetaAndPTETimes dml32_CalculateMinAndMaxPrefetchMode dml32_CalculatePixelDeliveryTimes dml32_CalculateStutterEfficiency dml32_CalculateSurfaceSizeInMall dml32_CalculateSwathWidth dml32_CalculateVMAndRowBytes dml32_CalculateVMGroupAndRequestTimes dml32_CalculateVMRowAndSwath dml32_CalculateWatermarksMALLUseAndDRAMSpeedChangeSupport dml32_UnboundedRequest dml32_dscComputeDelay dml32_recalculate dml32_rq_dlg_get_dlg_reg dml32_rq_dlg_get_rq_reg dml_core_get_row_heights dml_core_mode_support_partial dml_get_alpha_pixel_chunk_size_in_kbyte dml_get_bigk_fragment_size dml_get_clk_dcf_deepsleep dml_get_cursor_bit_per_pixel dml_get_dcc_independent_block_c dml_get_dcc_independent_block_l dml_get_dcc_max_compressed_block_c dml_get_dcc_max_compressed_block_l dml_get_dcc_max_uncompressed_block_c dml_get_dcc_max_uncompressed_block_l dml_get_dispclk_calculated dml_get_dmdata_dl_delta_in_us dml_get_dppclk_calculated dml_get_dpte_bytes_per_row dml_get_dpte_row_height_c dml_get_dpte_row_height_l dml_get_dsc_delay dml_get_dscclk_calculated dml_get_dst_x_after_scaler dml_get_dst_y_after_scaler dml_get_dst_y_per_meta_row_nom_c dml_get_dst_y_per_meta_row_nom_l dml_get_dst_y_per_pte_row_nom_c dml_get_dst_y_per_pte_row_nom_l dml_get_dst_y_per_row_flip dml_get_dst_y_per_row_vblank dml_get_dst_y_per_vm_flip dml_get_dst_y_per_vm_vblank dml_get_dst_y_prefetch dml_get_max_active_dram_clock_change_latency_supported dml_get_meta_bytes_per_row dml_get_meta_chunk_size_in_kbyte dml_get_meta_row_height_c dml_get_meta_row_height_l dml_get_min_dst_y_next_start dml_get_min_meta_chunk_size_in_byte dml_get_min_pixel_chunk_size_in_byte dml_get_min_ttu_vblank_in_us dml_get_num_active_planes dml_get_pipe_idx dml_get_pixel_chunk_size_in_kbyte dml_get_pte_buffer_mode dml_get_refcyc_per_cursor_req_delivery_in_us dml_get_refcyc_per_cursor_req_delivery_pre_in_us dml_get_refcyc_per_line_delivery_c_in_us dml_get_refcyc_per_line_delivery_l_in_us dml_get_refcyc_per_line_delivery_pre_c_in_us dml_get_refcyc_per_line_delivery_pre_l_in_us dml_get_refcyc_per_meta_chunk_flip_c_in_us dml_get_refcyc_per_meta_chunk_flip_l_in_us dml_get_refcyc_per_meta_chunk_nom_c_in_us dml_get_refcyc_per_meta_chunk_nom_l_in_us dml_get_refcyc_per_meta_chunk_vblank_c_in_us dml_get_refcyc_per_meta_chunk_vblank_l_in_us dml_get_refcyc_per_pte_group_flip_c_in_us dml_get_refcyc_per_pte_group_flip_l_in_us dml_get_refcyc_per_pte_group_nom_c_in_us dml_get_refcyc_per_pte_group_nom_l_in_us dml_get_refcyc_per_pte_group_vblank_c_in_us dml_get_refcyc_per_pte_group_vblank_l_in_us dml_get_refcyc_per_req_delivery_c_in_us dml_get_refcyc_per_req_delivery_l_in_us dml_get_refcyc_per_req_delivery_pre_c_in_us dml_get_refcyc_per_req_delivery_pre_l_in_us dml_get_refcyc_per_vm_dmdata_in_us dml_get_refcyc_per_vm_group_flip_in_us dml_get_refcyc_per_vm_group_vblank_in_us dml_get_refcyc_per_vm_req_flip_in_us dml_get_refcyc_per_vm_req_vblank_in_us dml_get_return_bandwidth_available dml_get_return_bw dml_get_return_dram_bw dml_get_status_message dml_get_surface_size_for_mall dml_get_tcalc dml_get_tile_block_size_bytes dml_get_total_data_read_bw dml_get_total_immediate_flip_bytes dml_get_urgent_extra_latency dml_get_use_mall_for_static_screen dml_get_voltage_level dml_get_vratio_prefetch_c dml_get_vratio_prefetch_l dml_get_vready_at_or_after_vsync dml_get_wm_z8_stutter dml_init_instance dml_log_mode_support_params dml_log_pipe_params dml_mode_programming dml_mode_support dml_mode_support_ex dml_mode_support_wrapper dml_prefetch_check dml_print_clk_cfg dml_print_data_rq_regs_st dml_print_dlg_regs_st dml_print_dml_display_cfg_hw_resource dml_print_dml_display_cfg_plane dml_print_dml_display_cfg_surface dml_print_dml_display_cfg_timing dml_print_dml_mode_support_info dml_print_dml_policy dml_print_mode_support dml_print_rq_regs_st dml_print_soc_bounding_box dml_print_soc_state_bounding_box dml_print_ttu_regs_st dml_rq_dlg_get_arb_params dml_rq_dlg_get_dlg_reg dml_rq_dlg_get_rq_params dml_rq_dlg_get_rq_reg dml_util_is_420 dmub_abm_create dmub_abm_destroy dmub_abm_get_current_backlight dmub_abm_get_current_backlight_ex dmub_abm_get_target_backlight dmub_abm_get_target_backlight_ex dmub_abm_init dmub_abm_init_config dmub_abm_init_config_ex dmub_abm_init_ex dmub_abm_save_restore dmub_abm_save_restore_ex dmub_abm_set_backlight_level dmub_abm_set_backlight_level_pwm_ex dmub_abm_set_event dmub_abm_set_level dmub_abm_set_level_ex dmub_abm_set_pause dmub_abm_set_pause_ex dmub_abm_set_pipe dmub_abm_set_pipe_ex dmub_aux_setconfig_callback dmub_dcn20_backdoor_load dmub_dcn20_enable_dmub_boot_options dmub_dcn20_get_current_time dmub_dcn20_get_diagnostic_data dmub_dcn20_get_fb_base_offset dmub_dcn20_get_fw_boot_status dmub_dcn20_get_gpint_response dmub_dcn20_get_inbox1_rptr dmub_dcn20_get_inbox1_wptr dmub_dcn20_get_outbox0_wptr dmub_dcn20_get_outbox1_wptr dmub_dcn20_is_gpint_acked dmub_dcn20_is_hw_init dmub_dcn20_is_supported dmub_dcn20_reset dmub_dcn20_reset_release dmub_dcn20_set_gpint dmub_dcn20_set_inbox1_wptr dmub_dcn20_set_outbox0_rptr dmub_dcn20_set_outbox1_rptr dmub_dcn20_setup_mailbox dmub_dcn20_setup_out_mailbox dmub_dcn20_setup_outbox0 dmub_dcn20_setup_windows dmub_dcn20_skip_dmub_panel_power_sequence dmub_dcn20_use_cached_inbox dmub_dcn30_backdoor_load dmub_dcn30_setup_windows dmub_dcn314_is_psrsu_supported dmub_dcn31_backdoor_load dmub_dcn31_enable_dmub_boot_options dmub_dcn31_get_current_time dmub_dcn31_get_diagnostic_data dmub_dcn31_get_fw_boot_option dmub_dcn31_get_fw_boot_status dmub_dcn31_get_gpint_dataout dmub_dcn31_get_gpint_response dmub_dcn31_get_inbox1_rptr dmub_dcn31_get_inbox1_wptr dmub_dcn31_get_outbox0_wptr dmub_dcn31_get_outbox1_wptr dmub_dcn31_is_gpint_acked dmub_dcn31_is_hw_init dmub_dcn31_is_psrsu_supported dmub_dcn31_is_supported dmub_dcn31_reset dmub_dcn31_reset_release dmub_dcn31_set_gpint dmub_dcn31_set_inbox1_wptr dmub_dcn31_set_outbox0_rptr dmub_dcn31_set_outbox1_rptr dmub_dcn31_setup_mailbox dmub_dcn31_setup_out_mailbox dmub_dcn31_setup_outbox0 dmub_dcn31_setup_windows dmub_dcn31_should_detect dmub_dcn31_skip_dmub_panel_power_sequence dmub_dcn32_backdoor_load dmub_dcn32_backdoor_load_zfb_mode dmub_dcn32_clear_inbox0_ack_register dmub_dcn32_configure_dmub_in_system_memory dmub_dcn32_enable_dmub_boot_options dmub_dcn32_get_current_time dmub_dcn32_get_diagnostic_data dmub_dcn32_get_fw_boot_status dmub_dcn32_get_gpint_dataout dmub_dcn32_get_gpint_response dmub_dcn32_get_inbox1_rptr dmub_dcn32_get_inbox1_wptr dmub_dcn32_get_outbox0_wptr dmub_dcn32_get_outbox1_wptr dmub_dcn32_is_gpint_acked dmub_dcn32_is_hw_init dmub_dcn32_is_supported dmub_dcn32_read_inbox0_ack_register dmub_dcn32_reset dmub_dcn32_reset_release dmub_dcn32_save_surf_addr dmub_dcn32_send_inbox0_cmd dmub_dcn32_set_gpint dmub_dcn32_set_inbox1_wptr dmub_dcn32_set_outbox0_rptr dmub_dcn32_set_outbox1_rptr dmub_dcn32_setup_mailbox dmub_dcn32_setup_out_mailbox dmub_dcn32_setup_outbox0 dmub_dcn32_setup_windows dmub_dcn32_skip_dmub_panel_power_sequence dmub_dcn35_backdoor_load dmub_dcn35_backdoor_load_zfb_mode dmub_dcn35_clear_inbox0_ack_register dmub_dcn35_configure_dmub_in_system_memory dmub_dcn35_enable_dmub_boot_options dmub_dcn35_get_current_time dmub_dcn35_get_diagnostic_data dmub_dcn35_get_fw_boot_option dmub_dcn35_get_fw_boot_status dmub_dcn35_get_gpint_dataout dmub_dcn35_get_gpint_response dmub_dcn35_get_inbox1_rptr dmub_dcn35_get_inbox1_wptr dmub_dcn35_get_outbox0_wptr dmub_dcn35_get_outbox1_wptr dmub_dcn35_is_gpint_acked dmub_dcn35_is_hw_init dmub_dcn35_is_hw_powered_up dmub_dcn35_is_supported dmub_dcn35_read_inbox0_ack_register dmub_dcn35_reset dmub_dcn35_reset_release dmub_dcn35_send_inbox0_cmd dmub_dcn35_set_gpint dmub_dcn35_set_inbox1_wptr dmub_dcn35_set_outbox0_rptr dmub_dcn35_set_outbox1_rptr dmub_dcn35_setup_mailbox dmub_dcn35_setup_out_mailbox dmub_dcn35_setup_outbox0 dmub_dcn35_setup_windows dmub_dcn35_should_detect dmub_dcn35_skip_dmub_panel_power_sequence dmub_dcn401_backdoor_load dmub_dcn401_backdoor_load_zfb_mode dmub_dcn401_clear_inbox0_ack_register dmub_dcn401_configure_dmub_in_system_memory dmub_dcn401_enable_dmub_boot_options dmub_dcn401_enable_reg_inbox0_rsp_int dmub_dcn401_enable_reg_outbox0_rdy_int dmub_dcn401_get_current_time dmub_dcn401_get_diagnostic_data dmub_dcn401_get_fw_boot_status dmub_dcn401_get_gpint_dataout dmub_dcn401_get_gpint_response dmub_dcn401_get_inbox1_rptr dmub_dcn401_get_inbox1_wptr dmub_dcn401_get_outbox0_wptr dmub_dcn401_get_outbox1_wptr dmub_dcn401_is_gpint_acked dmub_dcn401_is_hw_init dmub_dcn401_is_supported dmub_dcn401_read_inbox0_ack_register dmub_dcn401_read_reg_inbox0_cmd_rsp dmub_dcn401_read_reg_inbox0_rsp_int_status dmub_dcn401_read_reg_outbox0_msg dmub_dcn401_read_reg_outbox0_rdy_int_status dmub_dcn401_read_reg_outbox0_rsp_int_status dmub_dcn401_reset dmub_dcn401_reset_release dmub_dcn401_send_inbox0_cmd dmub_dcn401_send_reg_inbox0_cmd_msg dmub_dcn401_set_gpint dmub_dcn401_set_inbox1_wptr dmub_dcn401_set_outbox0_rptr dmub_dcn401_set_outbox1_rptr dmub_dcn401_setup_mailbox dmub_dcn401_setup_out_mailbox dmub_dcn401_setup_outbox0 dmub_dcn401_setup_windows dmub_dcn401_skip_dmub_panel_power_sequence dmub_dcn401_write_reg_inbox0_rsp_int_ack dmub_dcn401_write_reg_outbox0_rdy_int_ack dmub_dcn401_write_reg_outbox0_rsp dmub_enable_outbox_notification dmub_flush_buffer_mem dmub_fw_state_open dmub_fw_state_show dmub_hpd_callback dmub_hpd_sense_callback dmub_hw_lock_mgr_cmd dmub_hw_lock_mgr_inbox0_cmd dmub_init_abm_config dmub_psr_copy_settings dmub_psr_create dmub_psr_destroy dmub_psr_enable dmub_psr_force_static dmub_psr_get_residency dmub_psr_get_state dmub_psr_set_level dmub_psr_set_power_opt dmub_psr_set_sink_vtotal_in_psr_active dmub_rb_get_return_data dmub_reg_get dmub_reg_set dmub_reg_update dmub_reg_value_burst_set_pack dmub_replay_copy_settings dmub_replay_create dmub_replay_destroy dmub_replay_enable dmub_replay_get_state dmub_replay_residency dmub_replay_send_cmd dmub_replay_set_coasting_vtotal dmub_replay_set_power_opt dmub_replay_set_power_opt_and_coasting_vtotal dmub_srv_calc_mem_info dmub_srv_calc_region_info dmub_srv_calc_regions_for_memory_type dmub_srv_clear_inbox0_ack dmub_srv_cmd_execute dmub_srv_cmd_queue dmub_srv_cmd_with_reply_data dmub_srv_create dmub_srv_dcn32_regs_init dmub_srv_dcn351_regs_init dmub_srv_dcn35_regs_init dmub_srv_dcn36_regs_init dmub_srv_destroy dmub_srv_get_diagnostic_data dmub_srv_get_fw_boot_option dmub_srv_get_fw_boot_status dmub_srv_get_gpint_dataout dmub_srv_get_gpint_response dmub_srv_get_outbox0_msg dmub_srv_has_hw_support dmub_srv_hw_init dmub_srv_hw_reset dmub_srv_hw_setup dmub_srv_is_hw_init dmub_srv_is_hw_pwr_up dmub_srv_send_gpint_command dmub_srv_send_inbox0_cmd dmub_srv_send_reg_inbox0_cmd dmub_srv_set_power_state dmub_srv_set_skip_panel_power_sequence dmub_srv_should_detect dmub_srv_stat_get_notification dmub_srv_subvp_save_surf_addr dmub_srv_sync_inbox1 dmub_srv_wait_for_auto_load dmub_srv_wait_for_hw_pwr_up dmub_srv_wait_for_idle dmub_srv_wait_for_inbox0_ack dmub_trace_mask_fops_open dmub_trace_mask_set dmub_trace_mask_show dmub_tracebuffer_open dmub_tracebuffer_show dp_11_process_transaction dp_active_dongle_validate_timing dp_check_dpcd_reqeust_status dp_check_interlane_aligned dp_check_link_loss_status dp_decide_128b_132b_lttpr_mode dp_decide_8b_10b_lttpr_mode dp_decide_lane_settings dp_decide_training_settings dp_dio_fixed_vs_pe_retimer_exit_manual_automation dp_dio_fixed_vs_pe_retimer_lane_cfg_to_hw_cfg dp_disable_link_phy dp_dsc_bits_per_pixel_read dp_dsc_bits_per_pixel_write dp_dsc_chunk_size_read dp_dsc_clock_en_read dp_dsc_clock_en_write dp_dsc_fec_support_open dp_dsc_fec_support_show dp_dsc_passthrough_set dp_dsc_pic_height_read dp_dsc_pic_width_read dp_dsc_slice_bpg_offset_read dp_dsc_slice_height_read dp_dsc_slice_height_write dp_dsc_slice_width_read dp_dsc_slice_width_write dp_enable_link_phy dp_fixed_vs_pe_read_lane_adjust dp_fixed_vs_pe_set_retimer_lane_settings dp_force_sst_get dp_force_sst_set dp_get_closest_lttpr_offset dp_get_cr_failure dp_get_eq_aux_rd_interval dp_get_lane_status_and_lane_adjust dp_get_lttpr_mode_override dp_get_max_link_cap dp_get_nibble_at_index dp_get_panel_mode dp_hpo_fixed_vs_pe_retimer_program_override_test_pattern dp_hpo_fixed_vs_pe_retimer_set_tx_ffe dp_hw_to_dpcd_lane_settings dp_ignore_cable_id_get dp_ignore_cable_id_ops_open dp_ignore_cable_id_set dp_initialize_scrambling_data_symbols dp_is_ch_eq_done dp_is_cr_done dp_is_interlane_aligned dp_is_lttpr_present dp_is_max_vs_reached dp_is_mst_connector_open dp_is_mst_connector_show dp_is_symbol_locked dp_link_settings_read dp_link_settings_write dp_log_training_result dp_lttpr_status_open dp_lttpr_status_show dp_max_bpc_read dp_max_bpc_write dp_mst_link_setting dp_mst_progress_status_open dp_mst_progress_status_show dp_parse_lttpr_repeater_count dp_perform_128b_132b_channel_eq_done_sequence dp_perform_128b_132b_link_training dp_perform_8b_10b_link_training dp_perform_fixed_vs_pe_training_sequence dp_perform_link_training dp_perform_link_training_skip_aux dp_phy_settings_read dp_phy_settings_write dp_phy_test_pattern_debugfs_write dp_retrain_link_dp_test dp_retrieve_lttpr_cap dp_sdp_message_debugfs_write dp_set_fec_enable dp_set_fec_ready dp_set_hw_lane_settings dp_set_hw_test_pattern dp_set_hw_training_pattern dp_set_mst_en_for_sst_ops_open dp_set_panel_mode dp_test_send_phy_test_pattern dp_trace_commit_lt_init dp_trace_detect_lt_init dp_trace_init dp_trace_link_loss_increment dp_trace_lt_fail_count_update dp_trace_lt_result_update dp_trace_lt_total_count_increment dp_trace_reset dp_trace_set_lt_end_timestamp dp_trace_set_lt_start_timestamp dp_training_pattern_to_dpcd_training_pattern dp_translate_training_aux_read_interval dp_verify_link_cap_with_retries dp_wait_for_training_aux_rd_interval dpcd_access_helper dpcd_configure_channel_coding dpcd_configure_lttpr_mode dpcd_exit_training_mode dpcd_extend_address_range dpcd_get_tunneling_device_data dpcd_set_lane_settings dpcd_set_link_settings dpcd_set_lt_pattern dpcd_set_lt_pattern_and_lane_settings dpcd_set_source_specific_data dpcd_set_training_pattern dpcd_write_cable_id_to_dprx dpia_get_eq_aux_rd_interval dpia_perform_link_training dpia_query_hpd_status dpia_set_tps_notification dpia_training_abort dpia_training_end dpia_validate_usb4_bw dpmm_dcn3_map_mode_to_soc_dpm dpmm_dcn4_map_mode_to_soc_dpm dpmm_dcn4_map_watermarks dpp1_cm_configure_regamma_lut dpp1_cm_get_degamma_reg_field dpp1_cm_get_gamut_remap dpp1_cm_get_reg_field dpp1_cm_power_on_regamma_lut dpp1_cm_program_color_matrix dpp1_cm_program_regamma_lut dpp1_cm_program_regamma_luta_settings dpp1_cm_program_regamma_lutb_settings dpp1_cm_set_gamut_remap dpp1_cm_set_output_csc_adjustment dpp1_cm_set_output_csc_default dpp1_cm_set_regamma_pwl dpp1_cnv_set_optional_cursor_attributes dpp1_cnv_setup dpp1_construct dpp1_degamma_ram_select dpp1_dppclk_control dpp1_dscl_calc_lb_num_partitions dpp1_dscl_find_lb_memory_config dpp1_dscl_get_filter_coeffs_64p dpp1_dscl_is_lb_conf_valid dpp1_dscl_set_lb dpp1_dscl_set_manual_ratio_init dpp1_dscl_set_scaler_filter dpp1_dscl_set_scaler_manual_scale dpp1_dscl_set_scl_filter dpp1_enable_cm_block dpp1_full_bypass dpp1_get_optimal_number_of_taps dpp1_power_on_degamma_lut dpp1_power_on_dscl dpp1_program_bias_and_scale dpp1_program_degamma_lut dpp1_program_degamma_luta_settings dpp1_program_degamma_lutb_settings dpp1_program_input_csc dpp1_program_input_lut dpp1_set_cursor_attributes dpp1_set_cursor_position dpp1_set_degamma dpp1_set_degamma_pwl dpp1_set_hdr_multiplier dpp201_cnv_setup dpp201_construct dpp201_get_optimal_number_of_taps dpp20_program_3dlut dpp20_program_blnd_lut dpp20_program_blnd_luta_settings dpp20_program_blnd_lutb_settings dpp20_program_blnd_pwl dpp20_program_shaper dpp20_program_shaper_luta_settings dpp20_program_shaper_lutb_settings dpp20_read_state dpp20_select_3dlut_ram_mask dpp20_set3dlut_ram10 dpp20_set3dlut_ram12 dpp20_set_3dlut_mode dpp2_cm_get_gamut_remap dpp2_cm_set_gamut_remap dpp2_cnv_set_alpha_keyer dpp2_cnv_setup dpp2_construct dpp2_dummy_program_input_lut dpp2_power_on_obuf dpp2_program_degamma_lut dpp2_program_input_csc dpp2_set_cursor_attributes dpp2_set_degamma dpp2_set_degamma_pwl dpp2_set_hdr_multiplier dpp30_read_state dpp32_construct dpp35_construct dpp35_dppclk_control dpp35_program_bias_and_scale_fcnv dpp35_set_fgcg dpp3_cm_get_gamut_remap dpp3_cm_set_gamut_remap dpp3_cnv_setup dpp3_construct dpp3_deferred_update dpp3_get_optimal_number_of_taps dpp3_power_on_blnd_lut dpp3_power_on_gamcor_lut dpp3_power_on_hdr3dlut dpp3_power_on_shaper dpp3_program_3dlut dpp3_program_blnd_lut dpp3_program_blnd_luta_settings dpp3_program_blnd_lutb_settings dpp3_program_blnd_pwl dpp3_program_cm_bias dpp3_program_cm_dealpha dpp3_program_gamcor_lut dpp3_program_gammcor_lut dpp3_program_post_csc dpp3_program_shaper dpp3_program_shaper_luta_settings dpp3_program_shaper_lutb_settings dpp3_select_3dlut_ram_mask dpp3_set3dlut_ram10 dpp3_set3dlut_ram12 dpp3_set_3dlut_mode dpp3_set_cursor_attributes dpp3_set_hdr_multiplier dpp3_set_pre_degam dpp401_construct dpp401_dpp_setup dpp401_dscl_find_lb_memory_config dpp401_dscl_get_filter_coeffs_64p dpp401_dscl_program_easf_h dpp401_dscl_program_easf_v dpp401_dscl_program_isharp dpp401_dscl_set_isharp_filter dpp401_dscl_set_lb dpp401_dscl_set_manual_ratio_init dpp401_dscl_set_scaler_filter dpp401_dscl_set_scaler_manual_scale dpp401_dscl_set_scl_filter dpp401_full_bypass dpp401_power_on_dscl dpp401_read_state dpp401_set_cursor_attributes dpp401_set_cursor_matrix dpp401_set_cursor_position dpp401_set_optional_cursor_attributes dqm_debugfs_hang_hws dqm_debugfs_hqds dqm_unlock drm_drv_uses_atomic_modeset dsc2_construct dsc2_disable dsc2_disconnect dsc2_enable dsc2_get_enc_caps dsc2_get_packed_pps dsc2_read_state dsc2_set_config dsc2_validate_stream dsc2_wait_disconnect_pending_clear dsc35_construct dsc35_enable dsc35_set_fgcg dsc401_construct dsc401_disable dsc401_disconnect dsc401_enable dsc401_get_enc_caps dsc401_read_state dsc401_set_config dsc401_set_fgcg dsc401_validate_stream dsc401_wait_disconnect_pending_clear dsc_config_log dsc_dc_color_depth_to_dsc_bits_per_comp dsc_dc_pixel_encoding_to_dsc_pixel_format dsc_init_reg_values dsc_log_pps dsc_override_rc_params dsc_prepare_config dsc_throughput_from_dpcd dsc_update_from_dsc_parameters dsc_write_to_registers dscc_compute_dsc_parameters dscl2_calc_lb_num_partitions dscl2_spl_calc_lb_num_partitions dscl32_calc_lb_num_partitions dscl32_spl_calc_lb_num_partitions dscl401_calc_lb_num_partitions dscl401_spl_calc_lb_num_partitions dtn_debugfs_init dtn_log_read dtn_log_write dummy_build_min_clock_table dummy_init_for_stutter dummy_map_mode_to_soc_dpm dummy_map_watermarks dummy_optimize_for_stutter dummy_test_for_stutter dwb2_config_dwb_cnv dwb2_disable dwb2_enable dwb2_get_caps dwb2_is_enabled dwb2_set_new_content dwb2_set_scaler dwb2_set_stereo dwb2_set_warmup dwb2_update dwb3_config_fc dwb3_disable dwb3_enable dwb3_get_caps dwb3_get_reg_field_ogam dwb3_is_enabled dwb3_ogam_set_input_transfer_func dwb3_program_gamut_remap dwb3_program_hdr_mult dwb3_program_ogam_lut dwb3_program_ogam_luta_settings dwb3_program_ogam_lutb_settings dwb3_program_ogam_pwl dwb3_set_denorm dwb3_set_fc_enable dwb3_set_gamut_remap dwb3_set_new_content dwb3_set_stereo dwb3_update dwb_program_horz_scalar dwb_program_vert_scalar edp0_on_dp1_callback edp_ilr_open edp_ilr_show edp_ilr_write edp_is_ilr_optimization_enabled edp_set_panel_assr emu_soc_asic_init emulated_link_detect enable_crtc_mem_req_v1 enable_crtc_v1 enable_dio_audio_packet enable_dio_dp_link_output enable_dio_fixed_vs_pe_retimer_dp_link_output enable_dio_fixed_vs_pe_retimer_program_4lane_output enable_disp_power_gating_fallback enable_disp_power_gating_v2_1 enable_dpia_link_output enable_hpo_dp_audio_packet enable_hpo_dp_link_output enable_hpo_fixed_vs_pe_retimer_dp_link_output enable_link enable_link_dp enable_link_hdmi enable_memory_low_power enable_phantom_plane enable_phantom_stream enable_spread_spectrum_on_ppll_v1 enable_spread_spectrum_on_ppll_v2 enable_spread_spectrum_on_ppll_v3 enc1_configure_encoder enc1_dig_connect_to_otg enc1_dig_source_otg enc1_reset_hdmi_stream_attribute enc1_se_audio_mute_control enc1_se_dp_audio_disable enc1_se_dp_audio_enable enc1_se_dp_audio_setup enc1_se_enable_audio_clock enc1_se_enable_dp_audio enc1_se_hdmi_audio_disable enc1_se_hdmi_audio_setup enc1_se_setup_dp_audio enc1_se_setup_hdmi_audio enc1_setup_stereo_sync enc1_stream_encoder_dp_blank enc1_stream_encoder_dp_get_pixel_format enc1_stream_encoder_dp_set_stream_attribute enc1_stream_encoder_dp_unblank enc1_stream_encoder_dvi_set_stream_attribute enc1_stream_encoder_hdmi_set_stream_attribute enc1_stream_encoder_send_immediate_sdp_message enc1_stream_encoder_set_avmute enc1_stream_encoder_set_stream_attribute_helper enc1_stream_encoder_set_throttled_vcp_size enc1_stream_encoder_stop_dp_info_packets enc1_stream_encoder_stop_hdmi_info_packets enc1_stream_encoder_update_dp_info_packets enc1_stream_encoder_update_hdmi_info_packets enc1_update_generic_info_packet enc2_dp_set_dsc_config enc2_dp_set_dsc_pps_info_packet enc2_dp_set_odm_combine enc2_fec_is_active enc2_fec_set_enable enc2_fec_set_ready enc2_get_fifo_cal_average_level enc2_hw_init enc2_read_state enc2_set_dynamic_metadata enc2_stream_encoder_dp_set_stream_attribute enc2_stream_encoder_dp_unblank enc2_stream_encoder_stop_hdmi_info_packets enc2_stream_encoder_update_dp_info_packets enc2_stream_encoder_update_dp_info_packets_sdp_line_num enc2_stream_encoder_update_hdmi_info_packets enc2_update_gsp7_128_info_packet enc314_disable_fifo enc314_dp_set_dsc_config enc314_dp_set_odm_combine enc314_enable_fifo enc314_is_fifo_enabled enc314_read_state enc314_reset_fifo enc314_set_dig_input_mode enc314_stream_encoder_dp_blank enc314_stream_encoder_dp_unblank enc314_stream_encoder_dvi_set_stream_attribute enc314_stream_encoder_hdmi_set_stream_attribute enc31_hw_init enc32_dp_set_dsc_config enc32_dp_set_odm_combine enc32_enable_fifo enc32_hw_init enc32_read_state enc32_reset_fifo enc32_set_dig_input_mode enc32_stream_encoder_dp_unblank enc32_stream_encoder_dvi_set_stream_attribute enc32_stream_encoder_hdmi_set_stream_attribute enc35_disable_fifo enc35_enable_fifo enc35_get_pixels_per_cycle enc35_is_fifo_enabled enc35_reset_fifo enc35_stream_encoder_dp_unblank enc35_stream_encoder_dvi_set_stream_attribute enc35_stream_encoder_enable enc35_stream_encoder_hdmi_set_stream_attribute enc35_stream_encoder_map_to_link enc3_audio_mute_control enc3_dp_set_dsc_config enc3_dp_set_dsc_pps_info_packet enc3_dp_set_odm_combine enc3_hw_init enc3_read_state enc3_se_dp_audio_enable enc3_se_dp_audio_setup enc3_se_hdmi_audio_setup enc3_se_setup_hdmi_audio enc3_stream_encoder_dvi_set_stream_attribute enc3_stream_encoder_hdmi_set_stream_attribute enc3_stream_encoder_stop_hdmi_info_packets enc3_stream_encoder_update_dp_info_packets enc3_stream_encoder_update_dp_info_packets_sdp_line_num enc3_stream_encoder_update_hdmi_info_packets enc3_update_hdmi_info_packet enc401_dp_set_odm_combine enc401_hw_init enc401_read_state enc401_set_dig_input_mode enc401_set_dynamic_metadata enc401_stream_encoder_dp_set_stream_attribute enc401_stream_encoder_dp_unblank enc401_stream_encoder_dvi_set_stream_attribute enc401_stream_encoder_enable enc401_stream_encoder_hdmi_set_stream_attribute enc401_stream_encoder_map_to_link enc401_stream_encoder_set_stream_attribute_helper encode_pcie_lane_width encoder_control_dig1_v1 encoder_control_dig2_v1 encoder_control_dig_v1 encoder_control_digx_v1_5 encoder_control_digx_v3 encoder_control_digx_v4 encoder_control_digx_v5 encoder_control_fallback enqueue_ih_ring_entry event_callback event_cpirq event_interrupt_isr_v10 event_interrupt_isr_v11 event_interrupt_isr_v9 event_interrupt_isr_v9_4_3 event_interrupt_poison_consumption_v11 event_interrupt_poison_consumption_v9 event_interrupt_wq_v10 event_interrupt_wq_v11 event_interrupt_wq_v9 event_property_update event_property_validate event_watchdog_timer evict_process_queues_cpsch evict_process_queues_nocpsch evict_process_worker exchange_ks_and_test_for_repeater exchange_ksvs execute_pwr_dfy_table execute_queues_cpsch execute_synaptics_rc_command execute_transaction execution expand_base_strategy expand_implict_subvp expand_variant_strategy external_encoder_control_v3 extract_rq_regs false_optc_underflow_wa fan_curve_show fan_curve_store fan_curve_visible fan_minimum_pwm_show fan_minimum_pwm_store fan_minimum_pwm_visible fan_target_temperature_show fan_target_temperature_store fan_target_temperature_visible fan_zero_rpm_enable_show fan_zero_rpm_enable_store fan_zero_rpm_enable_visible fan_zero_rpm_stop_temp_show fan_zero_rpm_stop_temp_store fan_zero_rpm_stop_temp_visible fast_nonaddr_updates_exist fast_update_only fetch_ip_params fetch_pipe_params fiji_avfs_event_mgr fiji_baco_set_state fiji_get_mac_definition fiji_get_offsetof fiji_init_smc_table fiji_initialize_mc_reg_table fiji_is_dpm_running fiji_is_hw_avfs_present fiji_populate_all_graphic_levels fiji_populate_all_memory_levels fiji_populate_bapm_parameters_in_dpm_table fiji_populate_clock_stretcher_data_table fiji_populate_pm_fuses fiji_populate_smc_acpi_level fiji_populate_smc_uvd_level fiji_process_firmware_header fiji_program_memory_timing_parameters fiji_setup_dpm_led_config fiji_smu_init fiji_start_smu fiji_start_smu_in_non_protection_mode fiji_start_smu_in_protection_mode fiji_thermal_avfs_enable fiji_thermal_setup_fan_table fiji_update_dpm_settings fiji_update_mc_light_sleep fiji_update_mc_medium_grain_clock_gating fiji_update_sclk_threshold fiji_update_smc_table fill_audio_info fill_custom_backlight_caps fill_dc_dirty_rects fill_dc_mst_payload_table_from_drm fill_dc_plane_attributes fill_dc_plane_info_and_addr fill_hdr_info_packet fill_in_l1_pcache fill_in_l2_l3_pcache fill_stream_properties_from_drm_display_mode find_color_matrix find_more_free_pipes find_more_pipes_for_stream find_pipe_regs_idx find_preferred_pipe_candidates find_process find_shift_for_valid_cache_id_assignment find_system_memory find_valid_pipe_idx_for_stream_index firmware_parser_create firmware_parser_destroy fixed31_32_exp_from_taylor_series fixed_point_to_int_frac fops_ib_preempt_open fops_sclk_set_open force_timing_sync_get force_timing_sync_ops_open force_timing_sync_set force_yuv420_output_fops_open force_yuv420_output_get force_yuv420_output_set free_mqd_hiq_sdma full_update_required fw_load_skip_check generic_indirect_reg_get generic_indirect_reg_get_sync generic_indirect_reg_update_ex generic_indirect_reg_update_ex_sync generic_read_indirect_reg generic_reg_get generic_reg_get2 generic_reg_get3 generic_reg_get4 generic_reg_get5 generic_reg_get6 generic_reg_get7 generic_reg_get8 generic_reg_set_ex generic_reg_update_ex generic_reg_wait generic_write_indirect_reg get_active_converter_info get_active_min_uclk_dpm_index get_alpha_pixel_chunk_size_in_kbyte get_atc_vmid_pasid_mapping_info_v10_3 get_audio_check get_audio_clock_info get_available_dsc_slices get_bios_object_from_path_v3 get_bytes_per_element get_clk_dcf_deepsleep get_comp_buffer_reserved_space_64bytes get_comp_buffer_reserved_space_kbytes get_comp_buffer_reserved_space_zs get_comp_buffer_size_kbytes get_cp_queues_num get_cstate_max_cap_mode get_cursor_visual_confirm_color get_dcc_block_size get_dcc_visual_confirm_color get_default_clock_levels get_det_buffer_size_kbytes get_det_stored_buffer_size_c_bytes get_det_stored_buffer_size_l_bytes get_dio_fixed_vs_pe_retimer_link_hwss get_dio_link_hwss get_dispclk_calculated get_dmdata_dl_delta_in_us get_dpcd_link_rate get_dpia_link_hwss get_dppclk_calculated get_dpte_group_size_in_bytes get_dpte_row_height_linear_c get_dpte_row_height_linear_l get_dram_clock_change_latency get_dsc_delay get_dsc_enc_caps get_dscclk_calculated get_dst_x_after_scaler get_dst_y_after_scaler get_dst_y_per_meta_row_nom_c get_dst_y_per_meta_row_nom_l get_dst_y_per_pte_row_nom_c get_dst_y_per_pte_row_nom_l get_dst_y_per_row_flip get_dst_y_per_row_vblank get_dst_y_per_vm_flip get_dst_y_per_vm_vblank get_dst_y_prefetch get_embedded_panel_info_v1_2 get_embedded_panel_info_v1_3 get_embedded_panel_info_v2_1 get_fams2_visual_confirm_color get_fclk_watermark get_filter_2tap_16p get_filter_2tap_64p get_filter_3tap_16p get_filter_3tap_64p get_filter_4tap_16p get_filter_4tap_64p get_filter_5tap_64p get_filter_6tap_64p get_filter_7tap_64p get_filter_8tap_64p get_filter_coeffs_16p get_firmware_info_v2_1 get_firmware_info_v2_2 get_firmware_info_v3_1 get_firmware_info_v3_2 get_firmware_info_v3_4 get_firmware_info_v3_5 get_fraction_of_urgent_bandwidth get_fraction_of_urgent_bandwidth_imm_flip get_hdr_visual_confirm_color get_highest_refresh_rate_mode get_hpd_line get_hpo_dp_link_hwss get_hpo_fixed_vs_pe_retimer_dp_link_hwss get_integrated_info_v11 get_integrated_info_v2_1 get_integrated_info_v2_2 get_integrated_info_v8 get_integrated_info_v9 get_is_phantom_pipe get_link_hwss get_link_index_from_dpia_port_index get_max_edp_link_rate get_mclk_switch_visual_confirm_color get_meta_chunk_size_in_kbyte get_min_dst_y_next_start get_min_meta_chunk_size_in_byte get_min_pixel_chunk_size_in_byte get_min_ttu_vblank get_min_ttu_vblank_in_us get_minimum_clocks_for_latency get_mpctree_visual_confirm_color get_nonurgent_latency get_num_sdma_queues get_num_xgmi_sdma_queues get_number_of_powerplay_table_entries_v1_0 get_number_of_vce_state_table_entries get_output_color_space get_pipes_per_mec get_pixel_chunk_size_in_kbyte get_pixel_clock_parameters get_plane_info_update_type get_powerplay_table_entry_v1_0 get_pte_buffer_mode get_qos_param_index get_queues_per_pipe get_ras_block_str get_refcyc_per_cursor_req_delivery_in_us get_refcyc_per_cursor_req_delivery_pre_in_us get_refcyc_per_line_delivery_c_in_us get_refcyc_per_line_delivery_l_in_us get_refcyc_per_line_delivery_pre_c_in_us get_refcyc_per_line_delivery_pre_l_in_us get_refcyc_per_meta_chunk_flip_c_in_us get_refcyc_per_meta_chunk_flip_l_in_us get_refcyc_per_meta_chunk_nom_c_in_us get_refcyc_per_meta_chunk_nom_l_in_us get_refcyc_per_meta_chunk_vblank_c_in_us get_refcyc_per_meta_chunk_vblank_l_in_us get_refcyc_per_pte_group_flip_c_in_us get_refcyc_per_pte_group_flip_l_in_us get_refcyc_per_pte_group_nom_c_in_us get_refcyc_per_pte_group_nom_l_in_us get_refcyc_per_pte_group_vblank_c_in_us get_refcyc_per_pte_group_vblank_l_in_us get_refcyc_per_req_delivery_c_in_us get_refcyc_per_req_delivery_l_in_us get_refcyc_per_req_delivery_pre_c_in_us get_refcyc_per_req_delivery_pre_l_in_us get_refcyc_per_vm_dmdata_in_us get_refcyc_per_vm_group_flip get_refcyc_per_vm_group_flip_in_us get_refcyc_per_vm_group_vblank get_refcyc_per_vm_group_vblank_in_us get_refcyc_per_vm_req_flip get_refcyc_per_vm_req_flip_in_us get_refcyc_per_vm_req_vblank get_refcyc_per_vm_req_vblank_in_us get_return_bw get_scaling_info_update_type get_scl_sda_value get_smu_clock_info_v3_1 get_ss_data_entry get_ss_entry_number_from_ss_info_tbl get_ss_info_from_atombios get_ss_info_from_ss_info_table get_ss_info_v3_1 get_stream_output_bpp get_stutter_efficiency get_stutter_efficiency_no_vblank get_stutter_efficiency_z8 get_stutter_num_bursts_z8 get_stutter_period get_subviewport_lines_needed_in_mall get_subvp_visual_confirm_color get_surface_size_in_mall get_surface_tile_visual_confirm_color get_surface_visual_confirm_color get_swath_height_c get_swath_height_l get_target_mpc_factor get_tcalc get_tdp_table get_temp_dio_link_enc get_temp_dp_link_res get_total_data_read_bw get_total_immediate_flip_bw get_total_immediate_flip_bytes get_total_prefetch_bw get_total_surface_size_in_mall_bytes get_unbounded_request_enabled get_urgent_bandwidth_required get_urgent_extra_latency get_urgent_latency get_usr_retraining_watermark get_vabc_visual_confirm_color get_vce_state_table_entry get_virtual_link_hwss get_vm_group_size_in_bytes get_vratio_prefetch_c get_vratio_prefetch_l get_vready_at_or_after_vsync get_vready_offset get_vstartup get_vstartup_calculated get_vupdate_offset get_vupdate_width get_wave_count get_wave_state_v9_4_3 get_wm_dram_clock_change get_wm_memory_trip get_wm_stutter_enter_exit get_wm_stutter_exit get_wm_urgent get_wm_writeback_dram_clock_change get_wm_writeback_urgent get_wm_z8_stutter_enter_exit get_wm_z8_stutter_exit gfx10_kiq_invalidate_tlbs gfx10_kiq_map_queues gfx10_kiq_query_status gfx10_kiq_set_resources gfx10_kiq_unmap_queues gfx11_kiq_invalidate_tlbs gfx11_kiq_map_queues gfx11_kiq_query_status gfx11_kiq_set_resources gfx11_kiq_unmap_queues gfx_v10_0_alloc_ip_dump gfx_v10_0_apply_medium_grain_clock_gating_workaround gfx_v10_0_bad_op_irq gfx_v10_0_check_grbm_cam_remapping gfx_v10_0_compute_mqd_init gfx_v10_0_constants_init gfx_v10_0_cp_compute_enable gfx_v10_0_cp_compute_load_microcode gfx_v10_0_cp_gfx_enable gfx_v10_0_cp_gfx_load_ce_microcode gfx_v10_0_cp_gfx_load_me_microcode gfx_v10_0_cp_gfx_load_pfp_microcode gfx_v10_0_cp_gfx_resume gfx_v10_0_cp_gfx_set_doorbell gfx_v10_0_cp_gfx_start gfx_v10_0_cp_gfx_switch_pipe gfx_v10_0_cp_resume gfx_v10_0_disable_gpa_mode gfx_v10_0_early_init gfx_v10_0_emit_mem_sync gfx_v10_0_enable_gui_idle_interrupt gfx_v10_0_eop_irq gfx_v10_0_get_clockgating_state gfx_v10_0_get_cpc_int_cntl gfx_v10_0_get_csb_buffer gfx_v10_0_get_csb_size gfx_v10_0_get_cu_info gfx_v10_0_get_gpu_clock_counter gfx_v10_0_get_rb_active_bitmap gfx_v10_0_get_tcc_info gfx_v10_0_get_wgp_active_bitmap_per_sh gfx_v10_0_gfx_mqd_init gfx_v10_0_gpu_early_init gfx_v10_0_hw_fini gfx_v10_0_hw_init gfx_v10_0_init_compute_vmid gfx_v10_0_init_csb gfx_v10_0_init_gds_vmid gfx_v10_0_init_golden_registers gfx_v10_0_init_microcode gfx_v10_0_init_pa_sc_tile_steering_override gfx_v10_0_init_spm_golden_registers gfx_v10_0_is_idle gfx_v10_0_is_rlc_enabled gfx_v10_0_is_rlcg_access_range gfx_v10_0_kcq_init_queue gfx_v10_0_kgq_init_queue gfx_v10_0_kiq_init_queue gfx_v10_0_kiq_init_register gfx_v10_0_kiq_irq gfx_v10_0_kiq_reset_hw_queue gfx_v10_0_kiq_set_interrupt_state gfx_v10_0_kiq_setting gfx_v10_0_late_init gfx_v10_0_mec_fini gfx_v10_0_mec_init gfx_v10_0_parse_rlc_toc gfx_v10_0_priv_inst_irq gfx_v10_0_priv_reg_irq gfx_v10_0_read_wave_data gfx_v10_0_read_wave_sgprs gfx_v10_0_read_wave_vgprs gfx_v10_0_reset_kcq gfx_v10_0_reset_kgq gfx_v10_0_resume gfx_v10_0_ring_begin_use gfx_v10_0_ring_emit_cleaner_shader gfx_v10_0_ring_emit_cntxcntl gfx_v10_0_ring_emit_de_meta gfx_v10_0_ring_emit_fence gfx_v10_0_ring_emit_fence_kiq gfx_v10_0_ring_emit_frame_cntl gfx_v10_0_ring_emit_gds_switch gfx_v10_0_ring_emit_hdp_flush gfx_v10_0_ring_emit_ib_compute gfx_v10_0_ring_emit_ib_gfx gfx_v10_0_ring_emit_init_cond_exec gfx_v10_0_ring_emit_pipeline_sync gfx_v10_0_ring_emit_reg_wait gfx_v10_0_ring_emit_reg_write_reg_wait gfx_v10_0_ring_emit_rreg gfx_v10_0_ring_emit_sb gfx_v10_0_ring_emit_vm_flush gfx_v10_0_ring_emit_wreg gfx_v10_0_ring_end_use gfx_v10_0_ring_get_rptr_compute gfx_v10_0_ring_get_rptr_gfx gfx_v10_0_ring_get_wptr_compute gfx_v10_0_ring_get_wptr_gfx gfx_v10_0_ring_preempt_ib gfx_v10_0_ring_set_wptr_compute gfx_v10_0_ring_set_wptr_gfx gfx_v10_0_ring_soft_recovery gfx_v10_0_ring_test_ib gfx_v10_0_ring_test_ring gfx_v10_0_rlc_backdoor_autoload_config_ce_cache gfx_v10_0_rlc_backdoor_autoload_config_me_cache gfx_v10_0_rlc_backdoor_autoload_config_mec_cache gfx_v10_0_rlc_backdoor_autoload_config_pfp_cache gfx_v10_0_rlc_backdoor_autoload_copy_ucode gfx_v10_0_rlc_backdoor_autoload_enable gfx_v10_0_rlc_init gfx_v10_0_rlc_load_microcode gfx_v10_0_rlc_reset gfx_v10_0_rlc_resume gfx_v10_0_rlc_start gfx_v10_0_rlc_stop gfx_v10_0_select_me_pipe_q gfx_v10_0_select_se_sh gfx_v10_0_set_clockgating_state gfx_v10_0_set_eop_interrupt_state gfx_v10_0_set_powergating_state gfx_v10_0_set_priv_inst_fault_state gfx_v10_0_set_safe_mode gfx_v10_0_setup_grbm_cam_remapping gfx_v10_0_setup_rb gfx_v10_0_soft_reset gfx_v10_0_suspend gfx_v10_0_sw_fini gfx_v10_0_sw_init gfx_v10_0_tcp_harvest gfx_v10_0_unset_safe_mode gfx_v10_0_update_3d_clock_gating gfx_v10_0_update_coarse_grain_clock_gating gfx_v10_0_update_fine_grain_clock_gating gfx_v10_0_update_medium_grain_clock_gating gfx_v10_0_update_perfmon_mgcg gfx_v10_0_update_spm_vmid gfx_v10_0_update_spm_vmid_internal gfx_v10_0_wait_for_idle gfx_v10_0_wait_for_rlc_autoload_complete gfx_v10_0_wait_reg_mem gfx_v10_3_get_disabled_sa gfx_v10_3_program_pbb_mode gfx_v10_3_set_power_brake_sequence gfx_v10_cntl_power_gating gfx_v10_ip_dump gfx_v10_ip_print gfx_v10_ring_insert_nop gfx_v11_0_3_poison_consumption_handler gfx_v11_0_3_rlc_gc_fed_irq gfx_v11_0_alloc_ip_dump gfx_v11_0_bad_op_irq gfx_v11_0_check_soft_reset gfx_v11_0_compute_mqd_init gfx_v11_0_config_gfx_rs64 gfx_v11_0_config_me_cache gfx_v11_0_config_me_cache_rs64 gfx_v11_0_config_mec_cache gfx_v11_0_config_mec_cache_rs64 gfx_v11_0_config_pfp_cache gfx_v11_0_config_pfp_cache_rs64 gfx_v11_0_constants_init gfx_v11_0_cp_compute_enable gfx_v11_0_cp_compute_load_microcode gfx_v11_0_cp_compute_load_microcode_rs64 gfx_v11_0_cp_gfx_enable gfx_v11_0_cp_gfx_load_me_microcode gfx_v11_0_cp_gfx_load_me_microcode_rs64 gfx_v11_0_cp_gfx_load_pfp_microcode gfx_v11_0_cp_gfx_load_pfp_microcode_rs64 gfx_v11_0_cp_gfx_resume gfx_v11_0_cp_gfx_set_doorbell gfx_v11_0_cp_gfx_start gfx_v11_0_cp_gfx_switch_pipe gfx_v11_0_cp_resume gfx_v11_0_cp_set_doorbell_range gfx_v11_0_disable_gpa_mode gfx_v11_0_early_init gfx_v11_0_emit_mem_sync gfx_v11_0_enable_gui_idle_interrupt gfx_v11_0_eop_irq gfx_v11_0_get_clockgating_state gfx_v11_0_get_cpc_int_cntl gfx_v11_0_get_csb_buffer gfx_v11_0_get_csb_size gfx_v11_0_get_cu_info gfx_v11_0_get_gfx_shadow_info gfx_v11_0_get_gpu_clock_counter gfx_v11_0_get_sa_active_bitmap gfx_v11_0_gfx_mqd_init gfx_v11_0_hw_fini gfx_v11_0_hw_init gfx_v11_0_init_compute_vmid gfx_v11_0_init_csb gfx_v11_0_init_gds_vmid gfx_v11_0_init_microcode gfx_v11_0_is_idle gfx_v11_0_is_rlc_enabled gfx_v11_0_kcq_init_queue gfx_v11_0_kgq_init_queue gfx_v11_0_kiq_init_queue gfx_v11_0_kiq_init_register gfx_v11_0_late_init gfx_v11_0_load_rlc_iram_dram_microcode gfx_v11_0_load_rlcg_microcode gfx_v11_0_load_rlcp_rlcv_microcode gfx_v11_0_me_fini gfx_v11_0_mec_fini gfx_v11_0_mec_init gfx_v11_0_pfp_fini gfx_v11_0_post_soft_reset gfx_v11_0_priv_inst_irq gfx_v11_0_priv_reg_irq gfx_v11_0_read_wave_data gfx_v11_0_read_wave_sgprs gfx_v11_0_read_wave_vgprs gfx_v11_0_request_gfx_index_mutex gfx_v11_0_reset_kcq gfx_v11_0_reset_kgq gfx_v11_0_resume gfx_v11_0_ring_begin_use gfx_v11_0_ring_emit_cleaner_shader gfx_v11_0_ring_emit_cntxcntl gfx_v11_0_ring_emit_de_meta gfx_v11_0_ring_emit_fence gfx_v11_0_ring_emit_fence_kiq gfx_v11_0_ring_emit_frame_cntl gfx_v11_0_ring_emit_gds_switch gfx_v11_0_ring_emit_gfx_shadow gfx_v11_0_ring_emit_hdp_flush gfx_v11_0_ring_emit_ib_compute gfx_v11_0_ring_emit_ib_gfx gfx_v11_0_ring_emit_init_cond_exec gfx_v11_0_ring_emit_pipeline_sync gfx_v11_0_ring_emit_reg_wait gfx_v11_0_ring_emit_reg_write_reg_wait gfx_v11_0_ring_emit_rreg gfx_v11_0_ring_emit_vm_flush gfx_v11_0_ring_emit_wreg gfx_v11_0_ring_end_use gfx_v11_0_ring_get_rptr_compute gfx_v11_0_ring_get_rptr_gfx gfx_v11_0_ring_get_wptr_compute gfx_v11_0_ring_get_wptr_gfx gfx_v11_0_ring_preempt_ib gfx_v11_0_ring_set_wptr_compute gfx_v11_0_ring_set_wptr_gfx gfx_v11_0_ring_soft_recovery gfx_v11_0_ring_test_ib gfx_v11_0_ring_test_ring gfx_v11_0_rlc_backdoor_autoload_copy_gfx_ucode gfx_v11_0_rlc_backdoor_autoload_copy_ucode gfx_v11_0_rlc_backdoor_autoload_enable gfx_v11_0_rlc_gc_fed_irq gfx_v11_0_rlc_init gfx_v11_0_rlc_reset gfx_v11_0_rlc_resume gfx_v11_0_rlc_start gfx_v11_0_rlc_stop gfx_v11_0_select_cp_fw_arch gfx_v11_0_select_me_pipe_q gfx_v11_0_select_se_sh gfx_v11_0_set_clockgating_state gfx_v11_0_set_eop_interrupt_state gfx_v11_0_set_powergating_state gfx_v11_0_set_priv_inst_fault_state gfx_v11_0_set_safe_mode gfx_v11_0_setup_rb gfx_v11_0_soft_reset gfx_v11_0_suspend gfx_v11_0_sw_fini gfx_v11_0_sw_init gfx_v11_0_unset_safe_mode gfx_v11_0_update_coarse_grain_clock_gating gfx_v11_0_update_gfx_clock_gating gfx_v11_0_update_medium_grain_clock_gating gfx_v11_0_update_perf_clk gfx_v11_0_update_spm_vmid gfx_v11_0_wait_for_idle gfx_v11_0_wait_for_rlc_autoload_complete gfx_v11_cntl_power_gating gfx_v11_ip_dump gfx_v11_ip_print gfx_v11_ring_insert_nop gfx_v12_0_alloc_ip_dump gfx_v12_0_bad_op_irq gfx_v12_0_compute_mqd_init gfx_v12_0_config_gfx_rs64 gfx_v12_0_constants_init gfx_v12_0_cp_compute_enable gfx_v12_0_cp_compute_load_microcode_rs64 gfx_v12_0_cp_gfx_enable gfx_v12_0_cp_gfx_load_me_microcode_rs64 gfx_v12_0_cp_gfx_load_pfp_microcode_rs64 gfx_v12_0_cp_gfx_resume gfx_v12_0_cp_gfx_set_doorbell gfx_v12_0_cp_gfx_start gfx_v12_0_cp_gfx_switch_pipe gfx_v12_0_cp_resume gfx_v12_0_cp_set_doorbell_range gfx_v12_0_disable_gpa_mode gfx_v12_0_early_init gfx_v12_0_emit_mem_sync gfx_v12_0_enable_gui_idle_interrupt gfx_v12_0_eop_irq gfx_v12_0_get_clockgating_state gfx_v12_0_get_csb_buffer gfx_v12_0_get_csb_size gfx_v12_0_get_cu_info gfx_v12_0_get_gpu_clock_counter gfx_v12_0_get_sa_active_bitmap gfx_v12_0_gfx_mqd_init gfx_v12_0_hw_fini gfx_v12_0_hw_init gfx_v12_0_init_compute_vmid gfx_v12_0_init_csb gfx_v12_0_init_microcode gfx_v12_0_is_idle gfx_v12_0_is_rlc_enabled gfx_v12_0_kcq_init_queue gfx_v12_0_kgq_init_queue gfx_v12_0_kiq_init_queue gfx_v12_0_kiq_init_register gfx_v12_0_kiq_invalidate_tlbs gfx_v12_0_kiq_map_queues gfx_v12_0_kiq_query_status gfx_v12_0_kiq_set_resources gfx_v12_0_kiq_unmap_queues gfx_v12_0_late_init gfx_v12_0_load_rlc_iram_dram_microcode gfx_v12_0_load_rlcg_microcode gfx_v12_0_me_fini gfx_v12_0_mec_fini gfx_v12_0_mec_init gfx_v12_0_pfp_fini gfx_v12_0_priv_inst_irq gfx_v12_0_priv_reg_irq gfx_v12_0_read_wave_data gfx_v12_0_read_wave_sgprs gfx_v12_0_read_wave_vgprs gfx_v12_0_request_gfx_index_mutex gfx_v12_0_reset_kcq gfx_v12_0_reset_kgq gfx_v12_0_resume gfx_v12_0_ring_begin_use gfx_v12_0_ring_emit_cleaner_shader gfx_v12_0_ring_emit_cntxcntl gfx_v12_0_ring_emit_fence gfx_v12_0_ring_emit_fence_kiq gfx_v12_0_ring_emit_frame_cntl gfx_v12_0_ring_emit_hdp_flush gfx_v12_0_ring_emit_ib_compute gfx_v12_0_ring_emit_ib_gfx gfx_v12_0_ring_emit_init_cond_exec gfx_v12_0_ring_emit_pipeline_sync gfx_v12_0_ring_emit_reg_wait gfx_v12_0_ring_emit_reg_write_reg_wait gfx_v12_0_ring_emit_rreg gfx_v12_0_ring_emit_vm_flush gfx_v12_0_ring_emit_wreg gfx_v12_0_ring_end_use gfx_v12_0_ring_get_rptr_compute gfx_v12_0_ring_get_rptr_gfx gfx_v12_0_ring_get_wptr_compute gfx_v12_0_ring_get_wptr_gfx gfx_v12_0_ring_preempt_ib gfx_v12_0_ring_set_wptr_compute gfx_v12_0_ring_set_wptr_gfx gfx_v12_0_ring_soft_recovery gfx_v12_0_ring_test_ib gfx_v12_0_ring_test_ring gfx_v12_0_rlc_backdoor_autoload_copy_gfx_ucode gfx_v12_0_rlc_backdoor_autoload_copy_ucode gfx_v12_0_rlc_backdoor_autoload_enable gfx_v12_0_rlc_init gfx_v12_0_rlc_reset gfx_v12_0_rlc_resume gfx_v12_0_rlc_start gfx_v12_0_rlc_stop gfx_v12_0_select_me_pipe_q gfx_v12_0_select_se_sh gfx_v12_0_set_clockgating_state gfx_v12_0_set_eop_interrupt_state gfx_v12_0_set_me_ucode_start_addr gfx_v12_0_set_mec_ucode_start_addr gfx_v12_0_set_pfp_ucode_start_addr gfx_v12_0_set_powergating_state gfx_v12_0_set_priv_inst_fault_state gfx_v12_0_set_safe_mode gfx_v12_0_setup_rb gfx_v12_0_suspend gfx_v12_0_sw_fini gfx_v12_0_sw_init gfx_v12_0_unset_safe_mode gfx_v12_0_update_coarse_grain_clock_gating gfx_v12_0_update_gfx_clock_gating gfx_v12_0_update_medium_grain_clock_gating gfx_v12_0_update_perf_clk gfx_v12_0_update_spm_vmid gfx_v12_0_wait_for_idle gfx_v12_0_wait_for_rlc_autoload_complete gfx_v12_ip_dump gfx_v12_ip_print gfx_v12_ring_insert_nop gfx_v8_0_check_soft_reset gfx_v8_0_constants_init gfx_v8_0_cp_ecc_error_irq gfx_v8_0_cp_gfx_resume gfx_v8_0_cp_gfx_start gfx_v8_0_cp_jump_table_num gfx_v8_0_deactivate_hqd gfx_v8_0_do_edc_gpr_workarounds gfx_v8_0_early_init gfx_v8_0_emit_mem_sync gfx_v8_0_emit_mem_sync_compute gfx_v8_0_emit_wave_limit gfx_v8_0_enable_gfx_static_mg_power_gating gfx_v8_0_enable_gui_idle_interrupt gfx_v8_0_eop_irq gfx_v8_0_get_clockgating_state gfx_v8_0_get_csb_buffer gfx_v8_0_get_csb_size gfx_v8_0_get_cu_info gfx_v8_0_get_gpu_clock_counter gfx_v8_0_gpu_early_init gfx_v8_0_hw_fini gfx_v8_0_hw_init gfx_v8_0_init_csb gfx_v8_0_init_golden_registers gfx_v8_0_init_microcode gfx_v8_0_init_power_gating gfx_v8_0_init_save_restore_list gfx_v8_0_is_idle gfx_v8_0_is_rlc_enabled gfx_v8_0_kcq_init_queue gfx_v8_0_kcq_resume gfx_v8_0_kiq_init_queue gfx_v8_0_kiq_kcq_enable gfx_v8_0_late_init gfx_v8_0_mec_init gfx_v8_0_mqd_commit gfx_v8_0_mqd_init gfx_v8_0_parse_sq_irq gfx_v8_0_polaris_update_gfx_clock_gating gfx_v8_0_post_soft_reset gfx_v8_0_pre_soft_reset gfx_v8_0_priv_inst_irq gfx_v8_0_priv_reg_irq gfx_v8_0_read_wave_data gfx_v8_0_read_wave_sgprs gfx_v8_0_reset_kgq gfx_v8_0_resume gfx_v8_0_ring_emit_de_meta gfx_v8_0_ring_emit_fence_compute gfx_v8_0_ring_emit_fence_gfx gfx_v8_0_ring_emit_fence_kiq gfx_v8_0_ring_emit_gds_switch gfx_v8_0_ring_emit_hdp_flush gfx_v8_0_ring_emit_ib_compute gfx_v8_0_ring_emit_ib_gfx gfx_v8_0_ring_emit_init_cond_exec gfx_v8_0_ring_emit_pipeline_sync gfx_v8_0_ring_emit_rreg gfx_v8_0_ring_emit_vm_flush gfx_v8_0_ring_emit_wreg gfx_v8_0_ring_get_rptr gfx_v8_0_ring_get_wptr_compute gfx_v8_0_ring_get_wptr_gfx gfx_v8_0_ring_set_wptr_compute gfx_v8_0_ring_set_wptr_gfx gfx_v8_0_ring_soft_recovery gfx_v8_0_ring_test_ib gfx_v8_0_ring_test_ring gfx_v8_0_rlc_init gfx_v8_0_rlc_reset gfx_v8_0_rlc_resume gfx_v8_0_rlc_start gfx_v8_0_rlc_stop gfx_v8_0_select_me_pipe_q gfx_v8_0_select_se_sh gfx_v8_0_send_serdes_cmd gfx_v8_0_set_clockgating_state gfx_v8_0_set_cp_ecc_int_state gfx_v8_0_set_eop_interrupt_state gfx_v8_0_set_powergating_state gfx_v8_0_set_priv_inst_fault_state gfx_v8_0_set_priv_reg_fault_state gfx_v8_0_set_safe_mode gfx_v8_0_set_sq_int_state gfx_v8_0_setup_rb gfx_v8_0_soft_reset gfx_v8_0_sq_irq gfx_v8_0_sq_irq_work_func gfx_v8_0_suspend gfx_v8_0_sw_fini gfx_v8_0_sw_init gfx_v8_0_tiling_mode_table_init gfx_v8_0_unset_safe_mode gfx_v8_0_update_coarse_grain_clock_gating gfx_v8_0_update_medium_grain_clock_gating gfx_v8_0_update_spm_vmid gfx_v8_0_wait_for_idle gfx_v8_0_wait_for_rlc_serdes gfx_v8_0_write_harvested_raster_configs gfx_v8_ring_emit_cntxcntl gfx_v8_ring_emit_sb gfx_v9_0_alloc_ip_dump gfx_v9_0_bad_op_irq gfx_v9_0_check_fw_write_wait gfx_v9_0_constants_init gfx_v9_0_cp_compute_enable gfx_v9_0_cp_compute_load_microcode gfx_v9_0_cp_gfx_enable gfx_v9_0_cp_gfx_load_microcode gfx_v9_0_cp_gfx_resume gfx_v9_0_cp_gfx_start gfx_v9_0_cp_jump_table_num gfx_v9_0_cp_resume gfx_v9_0_do_edc_gds_workarounds gfx_v9_0_do_edc_gpr_workarounds gfx_v9_0_early_init gfx_v9_0_emit_mem_sync gfx_v9_0_emit_wave_limit gfx_v9_0_enable_cp_power_gating gfx_v9_0_enable_gfx_cg_power_gating gfx_v9_0_enable_gfx_dynamic_mg_power_gating gfx_v9_0_enable_gfx_pipeline_powergating gfx_v9_0_enable_gfx_static_mg_power_gating gfx_v9_0_enable_gui_idle_interrupt gfx_v9_0_enable_lbpw gfx_v9_0_enable_sck_slow_down_on_power_down gfx_v9_0_enable_sck_slow_down_on_power_up gfx_v9_0_eop_irq gfx_v9_0_get_clockgating_state gfx_v9_0_get_cpc_int_cntl gfx_v9_0_get_csb_buffer gfx_v9_0_get_csb_size gfx_v9_0_get_cu_info gfx_v9_0_get_gpu_clock_counter gfx_v9_0_gpu_early_init gfx_v9_0_hw_fini gfx_v9_0_hw_init gfx_v9_0_init_always_on_cu_mask gfx_v9_0_init_compute_vmid gfx_v9_0_init_cp_compute_microcode gfx_v9_0_init_csb gfx_v9_0_init_gds_vmid gfx_v9_0_init_gfx_power_gating gfx_v9_0_init_golden_registers gfx_v9_0_init_lbpw gfx_v9_0_is_idle gfx_v9_0_is_rlc_enabled gfx_v9_0_is_rlcg_access_range gfx_v9_0_kcq_init_queue gfx_v9_0_kiq_init_queue gfx_v9_0_kiq_init_register gfx_v9_0_kiq_invalidate_tlbs gfx_v9_0_kiq_map_queues gfx_v9_0_kiq_query_status gfx_v9_0_kiq_read_clock gfx_v9_0_kiq_reset_hw_queue gfx_v9_0_kiq_set_resources gfx_v9_0_kiq_unmap_queues gfx_v9_0_late_init gfx_v9_0_mec_fini gfx_v9_0_mec_init gfx_v9_0_mqd_init gfx_v9_0_priv_inst_irq gfx_v9_0_priv_reg_irq gfx_v9_0_query_ras_error_count gfx_v9_0_query_utc_edc_status gfx_v9_0_ras_error_inject gfx_v9_0_read_wave_data gfx_v9_0_read_wave_sgprs gfx_v9_0_read_wave_vgprs gfx_v9_0_reset_kcq gfx_v9_0_reset_kgq gfx_v9_0_reset_ras_error_count gfx_v9_0_resume gfx_v9_0_ring_begin_use_compute gfx_v9_0_ring_emit_cleaner_shader gfx_v9_0_ring_emit_de_meta gfx_v9_0_ring_emit_fence gfx_v9_0_ring_emit_fence_kiq gfx_v9_0_ring_emit_frame_cntl gfx_v9_0_ring_emit_gds_switch gfx_v9_0_ring_emit_hdp_flush gfx_v9_0_ring_emit_ib_compute gfx_v9_0_ring_emit_ib_gfx gfx_v9_0_ring_emit_init_cond_exec gfx_v9_0_ring_emit_pipeline_sync gfx_v9_0_ring_emit_reg_wait gfx_v9_0_ring_emit_reg_write_reg_wait gfx_v9_0_ring_emit_rreg gfx_v9_0_ring_emit_vm_flush gfx_v9_0_ring_emit_wreg gfx_v9_0_ring_end_use_compute gfx_v9_0_ring_get_rptr_compute gfx_v9_0_ring_get_rptr_gfx gfx_v9_0_ring_get_wptr_compute gfx_v9_0_ring_get_wptr_gfx gfx_v9_0_ring_patch_ce_meta gfx_v9_0_ring_patch_cntl gfx_v9_0_ring_patch_de_meta gfx_v9_0_ring_preempt_ib gfx_v9_0_ring_set_wptr_compute gfx_v9_0_ring_set_wptr_gfx gfx_v9_0_ring_soft_recovery gfx_v9_0_ring_test_ib gfx_v9_0_ring_test_ring gfx_v9_0_rlc_init gfx_v9_0_rlc_load_microcode gfx_v9_0_rlc_reset gfx_v9_0_rlc_resume gfx_v9_0_rlc_start gfx_v9_0_rlc_stop gfx_v9_0_select_me_pipe_q gfx_v9_0_select_se_sh gfx_v9_0_set_clockgating_state gfx_v9_0_set_cp_ecc_error_state gfx_v9_0_set_eop_interrupt_state gfx_v9_0_set_powergating_state gfx_v9_0_set_priv_inst_fault_state gfx_v9_0_set_safe_mode gfx_v9_0_setup_rb gfx_v9_0_soft_reset gfx_v9_0_suspend gfx_v9_0_sw_fini gfx_v9_0_sw_init gfx_v9_0_unset_safe_mode gfx_v9_0_update_3d_clock_gating gfx_v9_0_update_coarse_grain_clock_gating gfx_v9_0_update_medium_grain_clock_gating gfx_v9_0_update_spm_vmid gfx_v9_0_update_spm_vmid_internal gfx_v9_0_wait_for_idle gfx_v9_0_wait_for_rlc_serdes gfx_v9_1_init_rlc_save_restore_list gfx_v9_4_2_debug_trap_config_init gfx_v9_4_2_do_edc_gpr_workarounds gfx_v9_4_2_do_sgprs_init gfx_v9_4_2_do_vgprs_init gfx_v9_4_2_enable_watchdog_timer gfx_v9_4_2_init_golden_registers gfx_v9_4_2_log_cu_timeout_status gfx_v9_4_2_log_wave_assignment gfx_v9_4_2_query_ras_error_count gfx_v9_4_2_query_ras_error_status gfx_v9_4_2_query_sq_timeout_status gfx_v9_4_2_query_sram_edc_count gfx_v9_4_2_query_utc_edc_count gfx_v9_4_2_query_utc_err_status gfx_v9_4_2_reset_ras_error_count gfx_v9_4_2_reset_ras_error_status gfx_v9_4_2_reset_utc_err_status gfx_v9_4_2_select_se_sh gfx_v9_4_2_set_power_brake_sequence gfx_v9_4_2_wait_for_waves_assigned gfx_v9_4_3_aca_bank_is_valid gfx_v9_4_3_aca_bank_parser gfx_v9_4_3_alloc_ip_dump gfx_v9_4_3_bad_op_irq gfx_v9_4_3_constants_init gfx_v9_4_3_cp_resume gfx_v9_4_3_early_init gfx_v9_4_3_emit_mem_sync gfx_v9_4_3_emit_wave_limit gfx_v9_4_3_emit_wave_limit_cs gfx_v9_4_3_enable_watchdog_timer gfx_v9_4_3_eop_irq gfx_v9_4_3_get_clockgating_state gfx_v9_4_3_get_cpc_int_cntl gfx_v9_4_3_get_cu_active_bitmap gfx_v9_4_3_get_cu_info gfx_v9_4_3_get_gpu_clock_counter gfx_v9_4_3_get_xccs_per_xcp gfx_v9_4_3_hw_fini gfx_v9_4_3_hw_init gfx_v9_4_3_ih_to_xcc_inst gfx_v9_4_3_init_golden_registers gfx_v9_4_3_init_rlcg_reg_access_ctrl gfx_v9_4_3_inst_query_ras_err_count gfx_v9_4_3_inst_reset_ras_err_count gfx_v9_4_3_ip_dump gfx_v9_4_3_ip_print gfx_v9_4_3_is_idle gfx_v9_4_3_is_rlc_enabled gfx_v9_4_3_is_rlcg_access_range gfx_v9_4_3_kiq_invalidate_tlbs gfx_v9_4_3_kiq_map_queues gfx_v9_4_3_kiq_query_status gfx_v9_4_3_kiq_reset_hw_queue gfx_v9_4_3_kiq_set_resources gfx_v9_4_3_kiq_unmap_queues gfx_v9_4_3_late_init gfx_v9_4_3_mec_fini gfx_v9_4_3_mec_init gfx_v9_4_3_priv_inst_irq gfx_v9_4_3_priv_reg_irq gfx_v9_4_3_query_ras_error_count gfx_v9_4_3_ras_late_init gfx_v9_4_3_read_wave_data gfx_v9_4_3_read_wave_sgprs gfx_v9_4_3_read_wave_vgprs gfx_v9_4_3_reset_hw_pipe gfx_v9_4_3_reset_kcq gfx_v9_4_3_reset_ras_error_count gfx_v9_4_3_resume gfx_v9_4_3_ring_emit_cleaner_shader gfx_v9_4_3_ring_emit_fence gfx_v9_4_3_ring_emit_fence_kiq gfx_v9_4_3_ring_emit_gds_switch gfx_v9_4_3_ring_emit_hdp_flush gfx_v9_4_3_ring_emit_ib_compute gfx_v9_4_3_ring_emit_pipeline_sync gfx_v9_4_3_ring_emit_reg_wait gfx_v9_4_3_ring_emit_reg_write_reg_wait gfx_v9_4_3_ring_emit_rreg gfx_v9_4_3_ring_emit_vm_flush gfx_v9_4_3_ring_emit_wreg gfx_v9_4_3_ring_get_rptr_compute gfx_v9_4_3_ring_get_wptr_compute gfx_v9_4_3_ring_insert_nop gfx_v9_4_3_ring_set_wptr_compute gfx_v9_4_3_ring_soft_recovery gfx_v9_4_3_ring_test_ib gfx_v9_4_3_ring_test_ring gfx_v9_4_3_rlc_init gfx_v9_4_3_rlc_reset gfx_v9_4_3_rlc_resume gfx_v9_4_3_rlc_start gfx_v9_4_3_rlc_stop gfx_v9_4_3_select_me_pipe_q gfx_v9_4_3_set_bad_op_fault_state gfx_v9_4_3_set_clockgating_state gfx_v9_4_3_set_eop_interrupt_state gfx_v9_4_3_set_powergating_state gfx_v9_4_3_set_priv_inst_fault_state gfx_v9_4_3_set_priv_reg_fault_state gfx_v9_4_3_soft_reset gfx_v9_4_3_suspend gfx_v9_4_3_sw_fini gfx_v9_4_3_sw_init gfx_v9_4_3_switch_compute_partition gfx_v9_4_3_unmap_done gfx_v9_4_3_update_spm_vmid gfx_v9_4_3_wait_for_idle gfx_v9_4_3_wait_reg_mem gfx_v9_4_3_xcc_constants_init gfx_v9_4_3_xcc_cp_compute_enable gfx_v9_4_3_xcc_cp_compute_load_microcode gfx_v9_4_3_xcc_cp_resume gfx_v9_4_3_xcc_disable_gpa_mode gfx_v9_4_3_xcc_enable_gui_idle_interrupt gfx_v9_4_3_xcc_enable_save_restore_machine gfx_v9_4_3_xcc_fini gfx_v9_4_3_xcc_init_compute_vmid gfx_v9_4_3_xcc_init_gds_vmid gfx_v9_4_3_xcc_kcq_init_queue gfx_v9_4_3_xcc_kiq_init_queue gfx_v9_4_3_xcc_kiq_init_register gfx_v9_4_3_xcc_kiq_setting gfx_v9_4_3_xcc_mqd_init gfx_v9_4_3_xcc_q_fini_register gfx_v9_4_3_xcc_rlc_load_microcode gfx_v9_4_3_xcc_rlc_reset gfx_v9_4_3_xcc_rlc_resume gfx_v9_4_3_xcc_rlc_start gfx_v9_4_3_xcc_rlc_stop gfx_v9_4_3_xcc_select_se_sh gfx_v9_4_3_xcc_set_safe_mode gfx_v9_4_3_xcc_unset_safe_mode gfx_v9_4_3_xcc_update_coarse_grain_clock_gating gfx_v9_4_3_xcc_update_medium_grain_clock_gating gfx_v9_4_3_xcc_update_repeater_fgcg gfx_v9_4_3_xcc_update_sram_fgcg gfx_v9_4_3_xcc_wait_for_rlc_serdes gfx_v9_4_3_xcp_resume gfx_v9_4_3_xcp_suspend gfx_v9_4_init_lbpw gfx_v9_4_query_ras_error_count gfx_v9_4_query_ras_error_status gfx_v9_4_query_utc_edc_status gfx_v9_4_reset_ras_error_count gfx_v9_4_select_se_sh gfx_v9_ip_dump gfx_v9_ip_print gfx_v9_ring_emit_cntxcntl gfx_v9_ring_emit_sb gfx_v9_ring_insert_nop gfxhub_v11_5_0_disable_identity_aperture gfxhub_v11_5_0_gart_disable gfxhub_v11_5_0_gart_enable gfxhub_v11_5_0_get_fb_location gfxhub_v11_5_0_get_invalidate_req gfxhub_v11_5_0_get_mc_fb_offset gfxhub_v11_5_0_init gfxhub_v11_5_0_init_cache_regs gfxhub_v11_5_0_init_gart_aperture_regs gfxhub_v11_5_0_init_system_aperture_regs gfxhub_v11_5_0_print_l2_protection_fault_status gfxhub_v11_5_0_set_fault_enable_default gfxhub_v11_5_0_setup_vm_pt_regs gfxhub_v11_5_0_setup_vmid_config gfxhub_v12_0_disable_identity_aperture gfxhub_v12_0_gart_disable gfxhub_v12_0_gart_enable gfxhub_v12_0_get_fb_location gfxhub_v12_0_get_invalidate_req gfxhub_v12_0_get_mc_fb_offset gfxhub_v12_0_init gfxhub_v12_0_init_cache_regs gfxhub_v12_0_init_gart_aperture_regs gfxhub_v12_0_init_system_aperture_regs gfxhub_v12_0_print_l2_protection_fault_status gfxhub_v12_0_set_fault_enable_default gfxhub_v12_0_setup_vm_pt_regs gfxhub_v12_0_setup_vmid_config gfxhub_v1_0_disable_identity_aperture gfxhub_v1_0_gart_disable gfxhub_v1_0_gart_enable gfxhub_v1_0_get_mc_fb_offset gfxhub_v1_0_init gfxhub_v1_0_init_cache_regs gfxhub_v1_0_init_gart_aperture_regs gfxhub_v1_0_init_system_aperture_regs gfxhub_v1_0_set_fault_enable_default gfxhub_v1_0_setup_vm_pt_regs gfxhub_v1_0_setup_vmid_config gfxhub_v1_1_get_xgmi_info gfxhub_v1_2_gart_disable gfxhub_v1_2_gart_enable gfxhub_v1_2_get_mc_fb_offset gfxhub_v1_2_get_xgmi_info gfxhub_v1_2_init gfxhub_v1_2_set_fault_enable_default gfxhub_v1_2_setup_vm_pt_regs gfxhub_v1_2_xcc_disable_identity_aperture gfxhub_v1_2_xcc_enable_system_domain gfxhub_v1_2_xcc_gart_disable gfxhub_v1_2_xcc_gart_enable gfxhub_v1_2_xcc_init gfxhub_v1_2_xcc_init_cache_regs gfxhub_v1_2_xcc_init_gart_aperture_regs gfxhub_v1_2_xcc_init_system_aperture_regs gfxhub_v1_2_xcc_init_tlb_regs gfxhub_v1_2_xcc_program_invalidation gfxhub_v1_2_xcc_set_fault_enable_default gfxhub_v1_2_xcc_setup_vm_pt_regs gfxhub_v1_2_xcc_setup_vmid_config gfxhub_v1_2_xcp_resume gfxhub_v1_2_xcp_suspend gfxhub_v2_0_disable_identity_aperture gfxhub_v2_0_gart_disable gfxhub_v2_0_gart_enable gfxhub_v2_0_get_fb_location gfxhub_v2_0_get_invalidate_req gfxhub_v2_0_get_mc_fb_offset gfxhub_v2_0_init gfxhub_v2_0_init_cache_regs gfxhub_v2_0_init_gart_aperture_regs gfxhub_v2_0_init_system_aperture_regs gfxhub_v2_0_print_l2_protection_fault_status gfxhub_v2_0_set_fault_enable_default gfxhub_v2_0_setup_vm_pt_regs gfxhub_v2_0_setup_vmid_config gfxhub_v2_1_disable_identity_aperture gfxhub_v2_1_gart_disable gfxhub_v2_1_gart_enable gfxhub_v2_1_get_fb_location gfxhub_v2_1_get_invalidate_req gfxhub_v2_1_get_mc_fb_offset gfxhub_v2_1_halt gfxhub_v2_1_init gfxhub_v2_1_init_cache_regs gfxhub_v2_1_init_gart_aperture_regs gfxhub_v2_1_init_system_aperture_regs gfxhub_v2_1_print_l2_protection_fault_status gfxhub_v2_1_restore_regs gfxhub_v2_1_save_regs gfxhub_v2_1_set_fault_enable_default gfxhub_v2_1_setup_vm_pt_regs gfxhub_v2_1_setup_vmid_config gfxhub_v2_1_utcl2_harvest gfxhub_v3_0_3_disable_identity_aperture gfxhub_v3_0_3_gart_disable gfxhub_v3_0_3_gart_enable gfxhub_v3_0_3_get_fb_location gfxhub_v3_0_3_get_invalidate_req gfxhub_v3_0_3_get_mc_fb_offset gfxhub_v3_0_3_init gfxhub_v3_0_3_init_cache_regs gfxhub_v3_0_3_init_gart_aperture_regs gfxhub_v3_0_3_init_system_aperture_regs gfxhub_v3_0_3_print_l2_protection_fault_status gfxhub_v3_0_3_set_fault_enable_default gfxhub_v3_0_3_setup_vm_pt_regs gfxhub_v3_0_3_setup_vmid_config gfxhub_v3_0_disable_identity_aperture gfxhub_v3_0_gart_disable gfxhub_v3_0_gart_enable gfxhub_v3_0_get_fb_location gfxhub_v3_0_get_invalidate_req gfxhub_v3_0_get_mc_fb_offset gfxhub_v3_0_init gfxhub_v3_0_init_cache_regs gfxhub_v3_0_init_gart_aperture_regs gfxhub_v3_0_init_system_aperture_regs gfxhub_v3_0_print_l2_protection_fault_status gfxhub_v3_0_set_fault_enable_default gfxhub_v3_0_setup_vm_pt_regs gfxhub_v3_0_setup_vmid_config gmc_v10_0_early_init gmc_v10_0_ecc_interrupt_state gmc_v10_0_emit_flush_gpu_tlb gmc_v10_0_emit_pasid_mapping gmc_v10_0_flush_gpu_tlb gmc_v10_0_flush_gpu_tlb_pasid gmc_v10_0_gart_enable gmc_v10_0_get_clockgating_state gmc_v10_0_get_vbios_fb_size gmc_v10_0_get_vm_pde gmc_v10_0_get_vm_pte gmc_v10_0_hw_fini gmc_v10_0_hw_init gmc_v10_0_is_idle gmc_v10_0_late_init gmc_v10_0_map_mtype gmc_v10_0_mc_init gmc_v10_0_process_interrupt gmc_v10_0_resume gmc_v10_0_set_clockgating_state gmc_v10_0_set_powergating_state gmc_v10_0_suspend gmc_v10_0_sw_fini gmc_v10_0_sw_init gmc_v10_0_vm_fault_interrupt_state gmc_v10_0_wait_for_idle gmc_v11_0_early_init gmc_v11_0_ecc_interrupt_state gmc_v11_0_emit_flush_gpu_tlb gmc_v11_0_emit_pasid_mapping gmc_v11_0_flush_gpu_tlb gmc_v11_0_flush_gpu_tlb_pasid gmc_v11_0_get_clockgating_state gmc_v11_0_get_vbios_fb_size gmc_v11_0_get_vm_pde gmc_v11_0_get_vm_pte gmc_v11_0_hw_fini gmc_v11_0_hw_init gmc_v11_0_is_idle gmc_v11_0_late_init gmc_v11_0_map_mtype gmc_v11_0_mc_init gmc_v11_0_process_interrupt gmc_v11_0_resume gmc_v11_0_set_clockgating_state gmc_v11_0_set_powergating_state gmc_v11_0_set_umc_funcs gmc_v11_0_suspend gmc_v11_0_sw_fini gmc_v11_0_sw_init gmc_v11_0_vm_fault_interrupt_state gmc_v11_0_wait_for_idle gmc_v12_0_early_init gmc_v12_0_ecc_interrupt_state gmc_v12_0_emit_flush_gpu_tlb gmc_v12_0_emit_pasid_mapping gmc_v12_0_flush_gpu_tlb gmc_v12_0_flush_gpu_tlb_pasid gmc_v12_0_flush_vm_hub gmc_v12_0_get_clockgating_state gmc_v12_0_get_dcc_alignment gmc_v12_0_get_vbios_fb_size gmc_v12_0_get_vm_pde gmc_v12_0_get_vm_pte gmc_v12_0_hw_fini gmc_v12_0_hw_init gmc_v12_0_is_idle gmc_v12_0_late_init gmc_v12_0_map_mtype gmc_v12_0_mc_init gmc_v12_0_process_interrupt gmc_v12_0_resume gmc_v12_0_set_clockgating_state gmc_v12_0_set_powergating_state gmc_v12_0_suspend gmc_v12_0_sw_fini gmc_v12_0_sw_init gmc_v12_0_vm_fault_interrupt_state gmc_v12_0_wait_for_idle gmc_v7_0_early_init gmc_v7_0_emit_flush_gpu_tlb gmc_v7_0_emit_pasid_mapping gmc_v7_0_flush_gpu_tlb gmc_v7_0_flush_gpu_tlb_pasid gmc_v7_0_gart_enable gmc_v7_0_get_vbios_fb_size gmc_v7_0_get_vm_pde gmc_v7_0_get_vm_pte gmc_v7_0_hw_fini gmc_v7_0_hw_init gmc_v7_0_is_idle gmc_v7_0_late_init gmc_v7_0_mc_init gmc_v7_0_mc_load_microcode gmc_v7_0_mc_program gmc_v7_0_process_interrupt gmc_v7_0_resume gmc_v7_0_set_clockgating_state gmc_v7_0_set_fault_enable_default gmc_v7_0_set_powergating_state gmc_v7_0_set_prt gmc_v7_0_soft_reset gmc_v7_0_suspend gmc_v7_0_sw_fini gmc_v7_0_sw_init gmc_v7_0_vm_fault_interrupt_state gmc_v7_0_wait_for_idle gmc_v8_0_check_soft_reset gmc_v8_0_early_init gmc_v8_0_emit_flush_gpu_tlb gmc_v8_0_emit_pasid_mapping gmc_v8_0_flush_gpu_tlb gmc_v8_0_flush_gpu_tlb_pasid gmc_v8_0_gart_enable gmc_v8_0_get_clockgating_state gmc_v8_0_get_vbios_fb_size gmc_v8_0_get_vm_pde gmc_v8_0_get_vm_pte gmc_v8_0_hw_fini gmc_v8_0_hw_init gmc_v8_0_init_microcode gmc_v8_0_is_idle gmc_v8_0_late_init gmc_v8_0_mc_init gmc_v8_0_mc_program gmc_v8_0_polaris_mc_load_microcode gmc_v8_0_post_soft_reset gmc_v8_0_pre_soft_reset gmc_v8_0_process_interrupt gmc_v8_0_resume gmc_v8_0_set_clockgating_state gmc_v8_0_set_fault_enable_default gmc_v8_0_set_powergating_state gmc_v8_0_set_prt gmc_v8_0_soft_reset gmc_v8_0_suspend gmc_v8_0_sw_fini gmc_v8_0_sw_init gmc_v8_0_tonga_mc_load_microcode gmc_v8_0_vm_fault_interrupt_state gmc_v8_0_wait_for_idle gmc_v9_0_early_init gmc_v9_0_ecc_interrupt_state gmc_v9_0_emit_flush_gpu_tlb gmc_v9_0_emit_pasid_mapping gmc_v9_0_flush_gpu_tlb gmc_v9_0_flush_gpu_tlb_pasid gmc_v9_0_get_clockgating_state gmc_v9_0_get_vbios_fb_size gmc_v9_0_get_vm_pde gmc_v9_0_get_vm_pte gmc_v9_0_hw_fini gmc_v9_0_hw_init gmc_v9_0_init_acpi_mem_ranges gmc_v9_0_init_mem_ranges gmc_v9_0_init_sw_mem_ranges gmc_v9_0_is_idle gmc_v9_0_late_init gmc_v9_0_map_mtype gmc_v9_0_mc_init gmc_v9_0_need_reset_on_init gmc_v9_0_override_vm_pte_flags gmc_v9_0_process_interrupt gmc_v9_0_query_memory_partition gmc_v9_0_restore_registers gmc_v9_0_resume gmc_v9_0_set_clockgating_state gmc_v9_0_set_powergating_state gmc_v9_0_soft_reset gmc_v9_0_suspend gmc_v9_0_sw_fini gmc_v9_0_sw_init gmc_v9_0_vm_fault_interrupt_state gmc_v9_0_wait_for_idle gpu_addr_to_uma gpu_recover_get halt_cpsch handle_hpd_irq handle_hpd_irq_helper handle_hpd_irq_replay_sink handle_hpd_rx_irq handler_aca_bank_dump handler_aca_log_bank_error harvest_show hdcp_create_workqueue hdcp_destroy hdcp_handle_cpirq hdcp_reset_display hdcp_sink_capability_open hdcp_sink_capability_show hdcp_update_display hdmi_14_process_transaction hdmi_cec_set_edid hdmi_cec_state_open hdmi_cec_state_show hdmi_cec_state_write hdmi_cec_unset_edid hdp_v4_0_flush_hdp hdp_v4_0_get_clockgating_state hdp_v4_0_init_registers hdp_v4_0_invalidate_hdp hdp_v4_0_query_ras_error_count hdp_v4_0_reset_ras_error_count hdp_v4_0_update_clock_gating hdp_v5_0_flush_hdp hdp_v5_0_get_clockgating_state hdp_v5_0_init_registers hdp_v5_0_invalidate_hdp hdp_v5_0_update_clock_gating hdp_v5_0_update_mem_power_gating hdp_v5_2_flush_hdp hdp_v5_2_get_clockgating_state hdp_v5_2_update_clock_gating hdp_v5_2_update_mem_power_gating hdp_v6_0_flush_hdp hdp_v6_0_get_clockgating_state hdp_v6_0_update_clock_gating hdp_v7_0_flush_hdp hdp_v7_0_get_clockgating_state hdp_v7_0_update_clock_gating hermite_spline_eetf hiq_load_mqd_kiq_v9_4_3 hiq_mqd_load_v10_3 hiq_mqd_load_v11 hpd_ack hpd_rx_irq_create_workqueue hpd_rx_irq_work_suspend hpo_dp_link_encoder31_construct hpo_dp_link_encoder32_construct hqd_destroy_v10_3 hqd_destroy_v11 hqd_dump_v10_3 hqd_dump_v11 hqd_dump_v12 hqd_is_occupied_v10_3 hqd_is_occupied_v11 hqd_load_v10_3 hqd_load_v11 hqd_sdma_destroy_v10_3 hqd_sdma_destroy_v11 hqd_sdma_dump_v10_3 hqd_sdma_dump_v11 hqd_sdma_dump_v12 hqd_sdma_is_occupied_v10_3 hqd_sdma_is_occupied_v11 hqd_sdma_load_v10_3 hqd_sdma_load_v11 hubbub1_allow_self_refresh_control hubbub1_construct hubbub1_dcc_support_pixel_format hubbub1_dcc_support_swizzle hubbub1_get_dcc_compression_cap hubbub1_is_allow_self_refresh_enabled hubbub1_program_pstate_watermarks hubbub1_program_stutter_watermarks hubbub1_program_urgent_watermarks hubbub1_program_watermarks hubbub1_soft_reset hubbub1_update_dchub hubbub1_verify_allow_pstate_change_high hubbub1_wm_change_req_wa hubbub1_wm_read_state hubbub201_construct hubbub201_program_watermarks hubbub21_apply_DEDCN21_147_wa hubbub21_construct hubbub21_init_dchub hubbub21_program_pstate_watermarks hubbub21_program_stutter_watermarks hubbub21_program_urgent_watermarks hubbub21_program_watermarks hubbub21_wm_read_state hubbub2_construct hubbub2_dcc_support_pixel_format hubbub2_dcc_support_swizzle hubbub2_get_dcc_compression_cap hubbub2_get_dchub_ref_freq hubbub2_init_dchub_sys_ctx hubbub2_init_vm_ctx hubbub2_program_watermarks hubbub2_read_state hubbub2_update_dchub hubbub2_wm_read_state hubbub301_construct hubbub31_construct hubbub31_get_dcc_compression_cap hubbub31_get_dchub_ref_freq hubbub31_init hubbub31_init_dchub_sys_ctx hubbub31_program_pstate_watermarks hubbub31_program_stutter_watermarks hubbub31_program_urgent_watermarks hubbub31_program_watermarks hubbub31_verify_allow_pstate_change_high hubbub32_construct hubbub32_force_usr_retraining_allow hubbub32_force_wm_propagate_to_pipes hubbub32_get_mall_en hubbub32_init hubbub32_init_watermarks hubbub32_program_pstate_watermarks hubbub32_program_stutter_watermarks hubbub32_program_urgent_watermarks hubbub32_program_usr_watermarks hubbub32_program_watermarks hubbub32_set_request_limit hubbub32_wm_read_state hubbub35_construct hubbub35_get_dchub_ref_freq hubbub35_init hubbub35_init_watermarks hubbub35_program_stutter_z8_watermarks hubbub35_program_watermarks hubbub35_wm_read_state hubbub3_construct hubbub3_dcc_support_swizzle hubbub3_force_pstate_change_control hubbub3_force_wm_propagate_to_pipes hubbub3_get_dcc_compression_cap hubbub3_init_dchub_sys_ctx hubbub3_init_watermarks hubbub3_program_watermarks hubbub401_construct hubbub401_dcc_support_pixel_format hubbub401_dcc_support_swizzle hubbub401_det_request_size hubbub401_get_blk256_size hubbub401_get_dcc_compression_cap hubbub401_init_watermarks hubbub401_program_pstate_watermarks hubbub401_program_stutter_watermarks hubbub401_program_urgent_watermarks hubbub401_program_usr_watermarks hubbub401_program_watermarks hubbub401_wm_read_state hubp1_clear_tiling hubp1_clear_underflow hubp1_clk_cntl hubp1_cursor_set_attributes hubp1_cursor_set_position hubp1_dcc_control hubp1_disable_control hubp1_disconnect hubp1_get_cursor_pitch hubp1_get_underflow_status hubp1_in_blank hubp1_init hubp1_is_flip_pending hubp1_program_deadline hubp1_program_pixel_format hubp1_program_requestor hubp1_program_rotation hubp1_program_size hubp1_program_surface_config hubp1_program_surface_flip_and_addr hubp1_program_tiling hubp1_read_state hubp1_read_state_common hubp1_set_blank hubp1_set_flip_int hubp1_set_hubp_blank_en hubp1_set_vm_context0_settings hubp1_set_vm_system_aperture_settings hubp1_setup hubp1_setup_interdependent hubp1_soft_reset hubp1_vready_workaround hubp1_vtg_sel hubp1_wait_pipe_read_start hubp201_program_requestor hubp201_program_surface_config hubp201_setup hubp21_construct hubp21_init hubp21_program_deadline hubp21_program_requestor hubp21_program_surface_flip_and_addr hubp21_set_viewport hubp21_set_vm_system_aperture_settings hubp21_setup hubp21_validate_dml_output hubp2_clear_tiling hubp2_clear_underflow hubp2_clk_cntl hubp2_construct hubp2_cursor_set_attributes hubp2_cursor_set_position hubp2_dcc_control hubp2_dmdata_load hubp2_dmdata_set_attributes hubp2_dmdata_status_done hubp2_enable_triplebuffer hubp2_get_lines_per_chunk hubp2_is_flip_pending hubp2_is_triplebuffer_enabled hubp2_program_deadline hubp2_program_pixel_format hubp2_program_requestor hubp2_program_rotation hubp2_program_size hubp2_program_surface_config hubp2_program_surface_flip_and_addr hubp2_read_state hubp2_read_state_common hubp2_set_blank hubp2_set_blank_regs hubp2_set_flip_control_surface_gsl hubp2_set_vm_system_aperture_settings hubp2_setup hubp2_setup_interdependent hubp2_validate_dml_output hubp2_vready_at_or_After_vsync hubp2_vtg_sel hubp31_construct hubp31_program_extended_blank hubp31_program_extended_blank_value hubp31_set_unbounded_requesting hubp31_soft_reset hubp32_construct hubp32_cursor_set_attributes hubp32_init hubp32_phantom_hubp_post_enable hubp32_prepare_subvp_buffering hubp32_update_force_cursor_pstate_disallow hubp32_update_force_pstate_disallow hubp32_update_mall_sel hubp35_construct hubp35_init hubp35_program_pixel_format hubp35_program_surface_config hubp35_set_fgcg hubp3_clear_tiling hubp3_construct hubp3_dcc_control hubp3_dcc_control_sienna_cichlid hubp3_dmdata_set_attributes hubp3_init hubp3_program_surface_config hubp3_program_surface_flip_and_addr hubp3_program_tiling hubp3_read_state hubp3_set_vm_system_aperture_settings hubp3_setup hubp401_clear_tiling hubp401_construct hubp401_cursor_set_position hubp401_dcc_control hubp401_enable_3dlut_fl hubp401_get_3dlut_fl_done hubp401_in_blank hubp401_init hubp401_program_3dlut_fl_addr hubp401_program_3dlut_fl_addressing_mode hubp401_program_3dlut_fl_crossbar hubp401_program_3dlut_fl_dlg_param hubp401_program_3dlut_fl_format hubp401_program_3dlut_fl_mode hubp401_program_3dlut_fl_tmz_protected hubp401_program_3dlut_fl_width hubp401_program_deadline hubp401_program_mcache_id_and_split_coordinate hubp401_program_requestor hubp401_program_size hubp401_program_surface_config hubp401_program_surface_flip_and_addr hubp401_program_tiling hubp401_read_state hubp401_set_flip_int hubp401_set_unbounded_requesting hubp401_set_viewport hubp401_setup hubp401_setup_interdependent hubp401_update_3dlut_fl_bias_scale hubp401_update_mall_sel hubp401_vready_at_or_After_vsync hw_id_show hwmgr_early_init hwmgr_handle_task hwmgr_hw_fini hwmgr_hw_init hwmgr_resume hwmgr_suspend hwmgr_sw_fini hwmgr_sw_init hwmon_attributes_visible hwss_build_fast_sequence hwss_execute_sequence hwss_power_on_mpc_mem_pwr hwss_process_outstanding_hw_updates hwss_program_bias_and_scale hwss_program_manual_trigger hwss_send_dmcub_cmd hwss_set_ocsc_default hwss_set_output_csc hwss_setup_dpp hwss_subvp_save_surf_addr hwss_wait_for_all_blank_complete hwss_wait_for_blank_complete hwss_wait_for_no_pipes_pending hwss_wait_for_odm_update_pending_complete hwss_wait_for_outstanding_hw_updates iceland_calculate_mclk_params iceland_convert_mc_reg_table_to_smc iceland_get_mac_definition iceland_get_offsetof iceland_get_std_voltage_value_sidd iceland_ih_decode_iv iceland_ih_disable_interrupts iceland_ih_early_init iceland_ih_get_wptr iceland_ih_hw_fini iceland_ih_hw_init iceland_ih_irq_init iceland_ih_is_idle iceland_ih_resume iceland_ih_set_clockgating_state iceland_ih_set_powergating_state iceland_ih_set_rptr iceland_ih_soft_reset iceland_ih_suspend iceland_ih_sw_fini iceland_ih_sw_init iceland_ih_wait_for_idle iceland_init_smc_table iceland_initialize_mc_reg_table iceland_is_dpm_running iceland_populate_all_graphic_levels iceland_populate_all_memory_levels iceland_populate_initial_mc_reg_table iceland_populate_pm_fuses iceland_populate_single_graphic_level iceland_populate_single_memory_level iceland_populate_smc_acpi_level iceland_populate_smc_voltage_tables iceland_process_firmware_header iceland_program_memory_timing_parameters iceland_request_smu_load_specific_fw iceland_set_mc_special_registers iceland_smu_init iceland_smu_upload_firmware_image iceland_start_smu iceland_thermal_setup_fan_table iceland_update_sclk_threshold iceland_upload_smc_firmware_data idle_create_workqueue ih_v6_0_early_init ih_v6_0_enable_ring ih_v6_0_get_clockgating_state ih_v6_0_get_wptr ih_v6_0_hw_fini ih_v6_0_hw_init ih_v6_0_irq_init ih_v6_0_is_idle ih_v6_0_resume ih_v6_0_self_irq ih_v6_0_set_clockgating_state ih_v6_0_set_powergating_state ih_v6_0_set_rptr ih_v6_0_soft_reset ih_v6_0_suspend ih_v6_0_sw_fini ih_v6_0_sw_init ih_v6_0_toggle_ring_interrupts ih_v6_0_update_clockgating_state ih_v6_0_update_ih_mem_power_gating ih_v6_0_wait_for_idle ih_v6_1_early_init ih_v6_1_enable_ring ih_v6_1_get_clockgating_state ih_v6_1_get_wptr ih_v6_1_hw_fini ih_v6_1_hw_init ih_v6_1_irq_init ih_v6_1_is_idle ih_v6_1_resume ih_v6_1_self_irq ih_v6_1_set_clockgating_state ih_v6_1_set_powergating_state ih_v6_1_set_rptr ih_v6_1_soft_reset ih_v6_1_suspend ih_v6_1_sw_fini ih_v6_1_sw_init ih_v6_1_toggle_interrupts ih_v6_1_update_clockgating_state ih_v6_1_update_ih_mem_power_gating ih_v6_1_wait_for_idle ih_v7_0_early_init ih_v7_0_enable_ring ih_v7_0_get_clockgating_state ih_v7_0_get_wptr ih_v7_0_hw_fini ih_v7_0_hw_init ih_v7_0_irq_init ih_v7_0_is_idle ih_v7_0_resume ih_v7_0_self_irq ih_v7_0_set_clockgating_state ih_v7_0_set_powergating_state ih_v7_0_set_rptr ih_v7_0_soft_reset ih_v7_0_suspend ih_v7_0_sw_fini ih_v7_0_sw_init ih_v7_0_toggle_interrupts ih_v7_0_update_clockgating_state ih_v7_0_update_ih_mem_power_gating ih_v7_0_wait_for_idle import_obj_create imu_v11_0_3_program_rlc_ram imu_v11_0_init_microcode imu_v11_0_load_microcode imu_v11_0_program_rlc_ram imu_v11_0_setup imu_v11_0_start imu_v11_0_wait_for_reset_status imu_v12_0_init_microcode imu_v12_0_load_microcode imu_v12_0_program_rlc_ram imu_v12_0_setup imu_v12_0_start imu_v12_0_wait_for_reset_status increase_dsc_bpp increase_edp_link_rate increase_odm_combine_factor init_clk_states init_dpm2_parameters init_interrupts_v10_3 init_interrupts_v11 init_interrupts_v12 init_kfd_vm init_mqd_hiq init_mqd_hiq_v9_4_3 init_mqd_sdma init_mqd_v9_4_3 init_pipe_slice_table_from_context init_pmu_entry_by_type_and_add init_powerplay_extended_tables init_queue init_replay_config init_sdma_bitmaps init_sdma_vm_v10 init_sdma_vm_v11 init_sdma_vm_v12 init_sdma_vm_v9 init_usb4_bw_struct init_user_pages init_user_queue initialize_cpsch initialize_nocpsch initialize_plane internal_display_open internal_display_show interrupt_is_wanted intersect_dsc_caps iolink_show ip_die_entry_attr_show ip_die_entry_release ip_disc_release ip_hw_id_release ip_hw_instance_attr_show ip_hw_instance_release ips_status_open ips_status_show is_config_schedulable is_content_protection_different is_dp2p0_output_encoder is_dp_active_dongle is_dp_branch_device is_dpia_link_open is_dpia_link_show is_dsc_need_re_compute is_dtbclk_required is_freesync_video_mode is_fru_eeprom_supported is_h_timing_divisible_by_2 is_hw_busy is_lower_pipe_tree_visible is_pipe_enabled is_pipe_tree_visible is_psp_fw_valid is_psr_su_specific_panel is_rgb_cspace is_rgb_equal is_scaling_state_different is_support_cclk_dpm is_support_sw_smu is_timing_unchanged_for_freesync is_upper_pipe_tree_visible jpeg_engine_4_0_5_dpg_clock_gating_mode jpeg_v1_0_decode_ring_emit_fence jpeg_v1_0_decode_ring_emit_ib jpeg_v1_0_decode_ring_emit_reg_wait jpeg_v1_0_decode_ring_emit_vm_flush jpeg_v1_0_decode_ring_emit_wreg jpeg_v1_0_decode_ring_get_rptr jpeg_v1_0_decode_ring_get_wptr jpeg_v1_0_decode_ring_insert_end jpeg_v1_0_decode_ring_insert_start jpeg_v1_0_decode_ring_nop jpeg_v1_0_decode_ring_patch_wreg jpeg_v1_0_decode_ring_set_patch_ring jpeg_v1_0_decode_ring_set_wptr jpeg_v1_0_early_init jpeg_v1_0_process_interrupt jpeg_v1_0_ring_begin_use jpeg_v1_0_set_interrupt_state jpeg_v1_0_start jpeg_v1_0_sw_fini jpeg_v1_0_sw_init jpeg_v1_dec_ring_parse_cs jpeg_v2_0_dec_ring_emit_fence jpeg_v2_0_dec_ring_emit_ib jpeg_v2_0_dec_ring_emit_reg_wait jpeg_v2_0_dec_ring_emit_vm_flush jpeg_v2_0_dec_ring_emit_wreg jpeg_v2_0_dec_ring_get_rptr jpeg_v2_0_dec_ring_get_wptr jpeg_v2_0_dec_ring_insert_end jpeg_v2_0_dec_ring_insert_start jpeg_v2_0_dec_ring_nop jpeg_v2_0_dec_ring_set_wptr jpeg_v2_0_disable_clock_gating jpeg_v2_0_early_init jpeg_v2_0_enable_clock_gating jpeg_v2_0_hw_fini jpeg_v2_0_hw_init jpeg_v2_0_is_idle jpeg_v2_0_process_interrupt jpeg_v2_0_resume jpeg_v2_0_ring_reset jpeg_v2_0_set_clockgating_state jpeg_v2_0_set_interrupt_state jpeg_v2_0_set_powergating_state jpeg_v2_0_start jpeg_v2_0_stop jpeg_v2_0_suspend jpeg_v2_0_sw_fini jpeg_v2_0_sw_init jpeg_v2_0_wait_for_idle jpeg_v2_5_dec_ring_get_rptr jpeg_v2_5_dec_ring_get_wptr jpeg_v2_5_dec_ring_set_wptr jpeg_v2_5_disable_clock_gating jpeg_v2_5_early_init jpeg_v2_5_enable_clock_gating jpeg_v2_5_hw_fini jpeg_v2_5_hw_init jpeg_v2_5_is_idle jpeg_v2_5_process_interrupt jpeg_v2_5_resume jpeg_v2_5_ring_reset jpeg_v2_5_set_clockgating_state jpeg_v2_5_set_interrupt_state jpeg_v2_5_set_powergating_state jpeg_v2_5_start_inst jpeg_v2_5_stop_inst jpeg_v2_5_suspend jpeg_v2_5_sw_fini jpeg_v2_5_sw_init jpeg_v2_5_wait_for_idle jpeg_v2_6_dec_ring_insert_end jpeg_v2_6_dec_ring_insert_start jpeg_v2_6_query_ras_poison_status jpeg_v2_6_set_ras_interrupt_state jpeg_v2_dec_ring_parse_cs jpeg_v3_0_dec_ring_get_rptr jpeg_v3_0_dec_ring_get_wptr jpeg_v3_0_dec_ring_set_wptr jpeg_v3_0_disable_clock_gating jpeg_v3_0_early_init jpeg_v3_0_enable_clock_gating jpeg_v3_0_hw_fini jpeg_v3_0_hw_init jpeg_v3_0_is_idle jpeg_v3_0_process_interrupt jpeg_v3_0_resume jpeg_v3_0_ring_reset jpeg_v3_0_set_clockgating_state jpeg_v3_0_set_interrupt_state jpeg_v3_0_set_powergating_state jpeg_v3_0_start jpeg_v3_0_stop jpeg_v3_0_suspend jpeg_v3_0_sw_fini jpeg_v3_0_sw_init jpeg_v3_0_wait_for_idle jpeg_v4_0_3_aca_bank_is_valid jpeg_v4_0_3_aca_bank_parser jpeg_v4_0_3_core_stall_reset jpeg_v4_0_3_dec_ring_emit_fence jpeg_v4_0_3_dec_ring_emit_ib jpeg_v4_0_3_dec_ring_emit_reg_wait jpeg_v4_0_3_dec_ring_emit_vm_flush jpeg_v4_0_3_dec_ring_emit_wreg jpeg_v4_0_3_dec_ring_get_rptr jpeg_v4_0_3_dec_ring_get_wptr jpeg_v4_0_3_dec_ring_insert_end jpeg_v4_0_3_dec_ring_insert_start jpeg_v4_0_3_dec_ring_nop jpeg_v4_0_3_dec_ring_set_wptr jpeg_v4_0_3_disable_clock_gating jpeg_v4_0_3_early_init jpeg_v4_0_3_enable_clock_gating jpeg_v4_0_3_hw_fini jpeg_v4_0_3_hw_init jpeg_v4_0_3_is_idle jpeg_v4_0_3_process_interrupt jpeg_v4_0_3_query_ras_error_count jpeg_v4_0_3_ras_late_init jpeg_v4_0_3_reset_ras_error_count jpeg_v4_0_3_resume jpeg_v4_0_3_ring_emit_hdp_flush jpeg_v4_0_3_ring_reset jpeg_v4_0_3_set_clockgating_state jpeg_v4_0_3_set_interrupt_state jpeg_v4_0_3_set_powergating_state jpeg_v4_0_3_start_inst jpeg_v4_0_3_start_jrbc jpeg_v4_0_3_start_sriov jpeg_v4_0_3_suspend jpeg_v4_0_3_sw_fini jpeg_v4_0_3_sw_init jpeg_v4_0_3_wait_for_idle jpeg_v4_0_5_dec_ring_get_rptr jpeg_v4_0_5_dec_ring_get_wptr jpeg_v4_0_5_dec_ring_set_wptr jpeg_v4_0_5_disable_clock_gating jpeg_v4_0_5_early_init jpeg_v4_0_5_enable_clock_gating jpeg_v4_0_5_hw_fini jpeg_v4_0_5_hw_init jpeg_v4_0_5_is_idle jpeg_v4_0_5_process_interrupt jpeg_v4_0_5_resume jpeg_v4_0_5_set_clockgating_state jpeg_v4_0_5_set_powergating_state jpeg_v4_0_5_start jpeg_v4_0_5_start_dpg_mode jpeg_v4_0_5_stop jpeg_v4_0_5_suspend jpeg_v4_0_5_sw_fini jpeg_v4_0_5_sw_init jpeg_v4_0_5_wait_for_idle jpeg_v4_0_dec_ring_get_rptr jpeg_v4_0_dec_ring_get_wptr jpeg_v4_0_dec_ring_set_wptr jpeg_v4_0_disable_clock_gating jpeg_v4_0_early_init jpeg_v4_0_enable_clock_gating jpeg_v4_0_hw_fini jpeg_v4_0_hw_init jpeg_v4_0_is_idle jpeg_v4_0_process_interrupt jpeg_v4_0_query_ras_poison_status jpeg_v4_0_resume jpeg_v4_0_ring_reset jpeg_v4_0_set_clockgating_state jpeg_v4_0_set_powergating_state jpeg_v4_0_set_ras_interrupt_state jpeg_v4_0_start jpeg_v4_0_start_sriov jpeg_v4_0_stop jpeg_v4_0_suspend jpeg_v4_0_sw_fini jpeg_v4_0_sw_init jpeg_v4_0_wait_for_idle jpeg_v5_0_0_dec_ring_get_rptr jpeg_v5_0_0_dec_ring_get_wptr jpeg_v5_0_0_dec_ring_set_wptr jpeg_v5_0_0_disable_clock_gating jpeg_v5_0_0_early_init jpeg_v5_0_0_enable_clock_gating jpeg_v5_0_0_enable_power_gating jpeg_v5_0_0_hw_fini jpeg_v5_0_0_hw_init jpeg_v5_0_0_is_idle jpeg_v5_0_0_process_interrupt jpeg_v5_0_0_resume jpeg_v5_0_0_set_clockgating_state jpeg_v5_0_0_set_interrupt_state jpeg_v5_0_0_set_powergating_state jpeg_v5_0_0_start jpeg_v5_0_0_suspend jpeg_v5_0_0_sw_fini jpeg_v5_0_0_sw_init jpeg_v5_0_0_wait_for_idle jpeg_v5_0_1_core_stall_reset jpeg_v5_0_1_dec_ring_get_rptr jpeg_v5_0_1_dec_ring_get_wptr jpeg_v5_0_1_dec_ring_set_wptr jpeg_v5_0_1_early_init jpeg_v5_0_1_hw_fini jpeg_v5_0_1_hw_init jpeg_v5_0_1_init_inst jpeg_v5_0_1_init_jrbc jpeg_v5_0_1_is_idle jpeg_v5_0_1_process_interrupt jpeg_v5_0_1_resume jpeg_v5_0_1_ring_reset jpeg_v5_0_1_set_clockgating_state jpeg_v5_0_1_set_interrupt_state jpeg_v5_0_1_set_powergating_state jpeg_v5_0_1_suspend jpeg_v5_0_1_sw_fini jpeg_v5_0_1_sw_init jpeg_v5_0_1_wait_for_idle kernel_queue_init kernel_queue_uninit kfd_alloc_process_doorbells kfd_assign_gpu kfd_bind_process_to_device kfd_build_p2p_node_entry kfd_build_sysfs_node_entry kfd_cache_show kfd_chardev_exit kfd_chardev_init kfd_check_hiq_mqd_doorbell_id kfd_cleanup_nodes kfd_cleanup_processes kfd_cpumask_to_apic_id kfd_create_crat_image_virtual kfd_create_indirect_link_prop kfd_create_process kfd_create_process_device_data kfd_create_topology_device kfd_create_vcrat_image_cpu kfd_create_vcrat_image_gpu kfd_criu_checkpoint_events kfd_criu_checkpoint_queues kfd_criu_checkpoint_svm kfd_criu_restore_event kfd_criu_restore_queue kfd_criu_restore_svm kfd_criu_resume_svm kfd_dbg_ev_query_debug_event kfd_dbg_ev_raise kfd_dbg_send_exception_to_runtime kfd_dbg_set_enabled_debug_exception_mask kfd_dbg_set_mes_debug_mode kfd_dbg_set_queue_workaround kfd_dbg_set_workaround kfd_dbg_trap_activate kfd_dbg_trap_clear_dev_address_watch kfd_dbg_trap_deactivate kfd_dbg_trap_device_snapshot kfd_dbg_trap_disable kfd_dbg_trap_enable kfd_dbg_trap_query_exception_info kfd_dbg_trap_set_dev_address_watch kfd_dbg_trap_set_flags kfd_dbg_trap_set_wave_launch_mode kfd_dbg_trap_set_wave_launch_override kfd_debug_print_topology kfd_debugfs_fini kfd_debugfs_hang_hws kfd_debugfs_hang_hws_read kfd_debugfs_hang_hws_write kfd_debugfs_hqds_by_device kfd_debugfs_init kfd_debugfs_kfd_mem_limits kfd_debugfs_mqds_by_process kfd_debugfs_open kfd_debugfs_rls_by_device kfd_dec_compute_active kfd_destroy_crat_image kfd_destroy_mqd_cp kfd_destroy_mqd_sdma kfd_dev_create_p2p_links kfd_dev_is_large_bar kfd_device_by_id kfd_device_info_set_event_interrupt_class kfd_device_info_set_sdma_info kfd_doorbell_fini kfd_doorbell_init kfd_doorbell_mmap kfd_doorbell_process_slice kfd_dqm_is_queue_in_process kfd_dqm_suspend_bad_queue_mes kfd_event_create kfd_event_destroy kfd_event_free_process kfd_event_init_process kfd_event_mmap kfd_evict_process_device kfd_fill_cache_non_crat_info kfd_fill_gpu_direct_io_link_to_cpu kfd_fill_iolink_non_crat_info kfd_find_numa_node_in_srat kfd_free_mqd_cp kfd_free_process_doorbells kfd_generate_gpu_id kfd_get_cu_occupancy kfd_get_gpu_cache_info kfd_get_hiq_xcc_mqd kfd_get_kernel_doorbell kfd_get_num_events kfd_get_num_sdma_engines kfd_get_num_xgmi_sdma_engines kfd_get_process kfd_get_process_device_data kfd_get_process_doorbells kfd_gtt_sa_allocate kfd_gtt_sa_free kfd_hiq_load_mqd_kiq kfd_hiq_mqd_stride kfd_hws_hang kfd_inc_compute_active kfd_init_apertures kfd_init_node kfd_interrupt_exit kfd_interrupt_init kfd_ioctl kfd_ioctl_acquire_vm kfd_ioctl_alloc_memory_of_gpu kfd_ioctl_alloc_queue_gws kfd_ioctl_create_event kfd_ioctl_create_queue kfd_ioctl_criu kfd_ioctl_dbg_address_watch kfd_ioctl_dbg_register kfd_ioctl_dbg_unregister kfd_ioctl_dbg_wave_control kfd_ioctl_destroy_event kfd_ioctl_destroy_queue kfd_ioctl_export_dmabuf kfd_ioctl_free_memory_of_gpu kfd_ioctl_get_available_memory kfd_ioctl_get_clock_counters kfd_ioctl_get_dmabuf_info kfd_ioctl_get_process_apertures kfd_ioctl_get_process_apertures_new kfd_ioctl_get_queue_wave_state kfd_ioctl_get_tile_config kfd_ioctl_get_version kfd_ioctl_import_dmabuf kfd_ioctl_map_memory_to_gpu kfd_ioctl_reset_event kfd_ioctl_runtime_enable kfd_ioctl_set_cu_mask kfd_ioctl_set_debug_trap kfd_ioctl_set_event kfd_ioctl_set_memory_policy kfd_ioctl_set_scratch_backing_va kfd_ioctl_set_trap_handler kfd_ioctl_set_xnack_mode kfd_ioctl_smi_events kfd_ioctl_svm kfd_ioctl_unmap_memory_from_gpu kfd_ioctl_update_queue kfd_ioctl_wait_events kfd_is_locked kfd_is_occupied_cp kfd_is_occupied_sdma kfd_kmap_event_page kfd_load_mqd_sdma kfd_lookup_process_by_mm kfd_lookup_process_by_pasid kfd_lookup_process_by_pid kfd_mem_attach kfd_mem_dmaunmap_attachment kfd_mmap kfd_mqd_stride kfd_numa_node_to_apic_id kfd_open kfd_parse_crat_table kfd_parse_subtype_cache kfd_parse_subtype_cu kfd_parse_subtype_iolink kfd_parse_subtype_mem kfd_process_alloc_gpuvm kfd_process_alloc_notifier kfd_process_close_interrupt_drain kfd_process_create_wq kfd_process_dequeue_from_all_devices kfd_process_dequeue_from_device kfd_process_destroy_pdds kfd_process_destroy_wq kfd_process_device_create_obj_handle kfd_process_device_data_by_id kfd_process_device_destroy_cwsr_dgpu kfd_process_device_free_bos kfd_process_device_init_cwsr_dgpu kfd_process_device_init_vm kfd_process_device_remove_obj_handle kfd_process_device_translate_handle kfd_process_drain_interrupts kfd_process_evict_queues kfd_process_free_gpuvm kfd_process_free_notifier kfd_process_get_queue_info kfd_process_get_user_gpu_id kfd_process_gpuid_from_node kfd_process_gpuidx_from_gpuid kfd_process_init_cwsr_apu kfd_process_notifier_release kfd_process_notifier_release_internal kfd_process_remove_sysfs kfd_process_restore_queues kfd_process_set_trap_debug_flag kfd_process_set_trap_handler kfd_process_wq_release kfd_process_xnack_mode kfd_procfs_add_queue kfd_procfs_add_sysfs_counters kfd_procfs_add_sysfs_stats kfd_procfs_del_queue kfd_procfs_init kfd_procfs_kobj_release kfd_procfs_queue_show kfd_procfs_show kfd_procfs_shutdown kfd_procfs_stats_show kfd_queue_acquire_buffers kfd_queue_buffer_get kfd_queue_buffer_put kfd_queue_buffer_svm_get kfd_queue_ctx_save_restore_size kfd_queue_release_buffers kfd_queue_unref_bo_va kfd_queue_unref_bo_vas kfd_release kfd_release_kernel_doorbell kfd_release_topology_device kfd_release_topology_device_list kfd_remove_sysfs_node_entry kfd_reserved_mem_mmap kfd_reset_event kfd_resume_all_processes kfd_sdma_activity_worker kfd_send_exception_to_runtime kfd_set_dbg_ev_from_interrupt kfd_set_event kfd_set_iolink_no_atomics kfd_set_iolink_non_coherent kfd_signal_event_interrupt kfd_signal_hw_exception_event kfd_signal_poison_consumed_event kfd_signal_reset_event kfd_signal_vm_fault_event kfd_smi_ev_client_free kfd_smi_ev_poll kfd_smi_ev_read kfd_smi_ev_release kfd_smi_ev_write kfd_smi_event_add kfd_smi_event_migration_end kfd_smi_event_migration_start kfd_smi_event_open kfd_smi_event_page_fault_end kfd_smi_event_page_fault_start kfd_smi_event_queue_eviction kfd_smi_event_queue_restore kfd_smi_event_queue_restore_rescheduled kfd_smi_event_unmap_from_gpu kfd_smi_event_update_gpu_reset kfd_smi_event_update_thermal_throttling kfd_smi_event_update_vmfault kfd_suspend_all_processes kfd_sysfs_counters_show kfd_topology_add_device kfd_topology_add_device_locked kfd_topology_device_by_id kfd_topology_device_by_proximity_domain kfd_topology_device_by_proximity_domain_no_lock kfd_topology_enum_kfd_devices kfd_topology_init kfd_topology_kobj_release kfd_topology_release_sysfs kfd_topology_remove_device kfd_topology_set_dbg_firmware_support kfd_topology_shutdown kfd_topology_update_sysfs kfd_unref_process kfd_wait_on_events kgd2kfd_check_and_lock_kfd kgd2kfd_compute_active kgd2kfd_device_exit kgd2kfd_device_init kgd2kfd_exit kgd2kfd_init kgd2kfd_init_zone_device kgd2kfd_interrupt kgd2kfd_post_reset kgd2kfd_pre_reset kgd2kfd_probe kgd2kfd_quiesce_mm kgd2kfd_resume kgd2kfd_resume_mm kgd2kfd_schedule_evict_and_restore_process kgd2kfd_set_sram_ecc_flag kgd2kfd_smi_event_throttle kgd2kfd_start_sched kgd2kfd_stop_sched kgd2kfd_suspend kgd2kfd_unlock_kfd kgd2kfd_vmfault_fast_path kgd_aldebaran_disable_debug_trap kgd_aldebaran_enable_debug_trap kgd_aldebaran_set_wave_launch_mode kgd_aldebaran_set_wave_launch_trap_override kgd_aldebaran_validate_trap_override_request kgd_arcturus_disable_debug_trap kgd_arcturus_enable_debug_trap kgd_arcturus_hqd_sdma_destroy kgd_arcturus_hqd_sdma_dump kgd_arcturus_hqd_sdma_is_occupied kgd_arcturus_hqd_sdma_load kgd_gfx_aldebaran_set_address_watch kgd_gfx_v10_build_dequeue_wait_counts_packet_info kgd_gfx_v10_clear_address_watch kgd_gfx_v10_disable_debug_trap kgd_gfx_v10_enable_debug_trap kgd_gfx_v10_get_iq_wait_times kgd_gfx_v10_hqd_get_pq_addr kgd_gfx_v10_hqd_reset kgd_gfx_v10_hqd_sdma_get_doorbell kgd_gfx_v10_set_address_watch kgd_gfx_v10_set_wave_launch_mode kgd_gfx_v10_set_wave_launch_stall kgd_gfx_v10_set_wave_launch_trap_override kgd_gfx_v10_validate_trap_override_request kgd_gfx_v11_clear_address_watch kgd_gfx_v11_disable_debug_trap kgd_gfx_v11_enable_debug_trap kgd_gfx_v11_hqd_get_pq_addr kgd_gfx_v11_hqd_reset kgd_gfx_v11_hqd_sdma_get_doorbell kgd_gfx_v11_set_address_watch kgd_gfx_v11_set_wave_launch_mode kgd_gfx_v11_set_wave_launch_trap_override kgd_gfx_v11_validate_trap_override_request kgd_gfx_v12_clear_address_watch kgd_gfx_v12_disable_debug_trap kgd_gfx_v12_enable_debug_trap kgd_gfx_v12_hqd_sdma_get_doorbell kgd_gfx_v12_set_address_watch kgd_gfx_v12_set_wave_launch_mode kgd_gfx_v12_set_wave_launch_trap_override kgd_gfx_v12_validate_trap_override_request kgd_gfx_v9_4_3_clear_address_watch kgd_gfx_v9_4_3_disable_debug_trap kgd_gfx_v9_4_3_hqd_load kgd_gfx_v9_4_3_hqd_sdma_destroy kgd_gfx_v9_4_3_hqd_sdma_dump kgd_gfx_v9_4_3_hqd_sdma_get_doorbell kgd_gfx_v9_4_3_hqd_sdma_is_occupied kgd_gfx_v9_4_3_hqd_sdma_load kgd_gfx_v9_4_3_set_address_watch kgd_gfx_v9_4_3_set_pasid_vmid_mapping kgd_gfx_v9_4_3_set_wave_launch_trap_override kgd_gfx_v9_4_3_validate_trap_override_request kgd_gfx_v9_acquire_queue kgd_gfx_v9_build_dequeue_wait_counts_packet_info kgd_gfx_v9_clear_address_watch kgd_gfx_v9_disable_debug_trap kgd_gfx_v9_enable_debug_trap kgd_gfx_v9_get_atc_vmid_pasid_mapping_info kgd_gfx_v9_get_cu_occupancy kgd_gfx_v9_get_iq_wait_times kgd_gfx_v9_get_queue_mask kgd_gfx_v9_hiq_mqd_load kgd_gfx_v9_hqd_dequeue_wait kgd_gfx_v9_hqd_destroy kgd_gfx_v9_hqd_dump kgd_gfx_v9_hqd_get_pq_addr kgd_gfx_v9_hqd_is_occupied kgd_gfx_v9_hqd_load kgd_gfx_v9_hqd_reset kgd_gfx_v9_hqd_sdma_get_doorbell kgd_gfx_v9_init_interrupts kgd_gfx_v9_program_sh_mem_settings kgd_gfx_v9_program_trap_handler_settings kgd_gfx_v9_release_queue kgd_gfx_v9_set_address_watch kgd_gfx_v9_set_pasid_vmid_mapping kgd_gfx_v9_set_vm_context_page_table_base kgd_gfx_v9_set_wave_launch_mode kgd_gfx_v9_set_wave_launch_stall kgd_gfx_v9_set_wave_launch_trap_override kgd_gfx_v9_unlock_srbm kgd_gfx_v9_validate_trap_override_request kgd_gfx_v9_wave_control_execute kgd_hiq_mqd_load kgd_hqd_destroy kgd_hqd_dump kgd_hqd_is_occupied kgd_hqd_load kgd_hqd_sdma_destroy kgd_hqd_sdma_dump kgd_hqd_sdma_get_doorbell kgd_hqd_sdma_is_occupied kgd_hqd_sdma_load kgd_init_interrupts kgd_program_sh_mem_settings kgd_set_pasid_vmid_mapping kgd_wave_control_execute kq_acquire_packet_buffer kq_initialize kq_rollback_packet kq_submit_packet kq_uninitialize kzalloc legacy_doorbell_index_init link_add_remote_sink link_aux_transfer_raw link_aux_transfer_with_retries_no_mutex link_blank_all_dp_displays link_blank_all_edp_displays link_blank_dp_stream link_bw_kbps_from_raw_frl_link_rate_data link_calculate_sst_avg_time_slots_per_mtp link_clear_dprx_states link_configure_fixed_vs_pe_retimer link_create_ddc_service link_create_link_service link_decide_link_settings link_destroy link_destroy_ddc_service link_destroy_link_service link_detect link_detect_connection_type link_disable_hpd link_disconnect_sink link_dp_dpia_allocate_usb4_bandwidth_for_stream link_dp_dpia_get_dp_overhead_in_dp_tunneling link_dp_dpia_handle_bw_alloc_status link_dp_dpia_set_dptx_usb4_bw_alloc_support link_dp_get_encoding_format link_dpia_send_bw_alloc_request link_enable_hpd link_enable_hpd_filter link_enc2_read_state link_enc_cfg_copy link_enc_cfg_get_link_enc link_enc_cfg_get_link_enc_used_by_link link_enc_cfg_get_link_enc_used_by_stream_current link_enc_cfg_get_link_using_link_enc link_enc_cfg_get_next_avail_link_enc link_enc_cfg_get_stream_using_link_enc link_enc_cfg_init link_enc_cfg_is_link_enc_avail link_enc_cfg_is_transmitter_mappable link_enc_cfg_link_enc_unassign link_enc_cfg_link_encs_assign link_enc_cfg_set_transient_mode link_enc_cfg_validate link_get_aux_defer_delay link_get_cur_link_res link_get_cur_res_map link_get_fixed_vs_pe_retimer_read_address link_get_fixed_vs_pe_retimer_write_address link_get_hpd_gpio link_get_hpd_state link_get_master_pipes_with_dpms_on link_get_status link_increase_mst_payload link_is_hdcp14 link_is_hdcp22 link_is_in_aux_transaction_mode link_query_ddc_data link_query_fixed_vs_pe_retimer link_reduce_mst_payload link_remove_remote_sink link_reset_cur_dp_mst_topology link_restore_res_map link_resume link_set_all_streams_dpms_off_for_link link_set_dpms_off link_set_dpms_on link_set_dsc_enable link_set_dsc_on_stream link_set_dsc_pps_packet link_update_dsc_config link_validate_dpia_bandwidth link_validate_mode_timing load_dmcu_fw load_mqd_v9_4_3 locality_check log_vcp_x_y log_x_points_distribution look_up_in_video_optimized_rate_tlb lp_read_dpcd lp_read_i2c lp_write_dpcd lp_write_i2c lpt_memory_control_config lsdma_v6_0_copy_mem lsdma_v6_0_fill_mem lsdma_v6_0_update_memory_power_gating lsdma_v7_0_copy_mem lsdma_v7_0_fill_mem lsdma_v7_0_update_memory_power_gating map_dc_state_into_dml_display_cfg map_hw_resources map_min_clocks_to_dpm map_pipes_for_plane map_pipes_for_stream map_queues_cpsch map_soc_min_clocks_to_dpm_fine_grained mark_seamless_boot_stream math_log2_approx mca_debug_mode_fops_open mca_dump_ce_open mca_dump_ce_show mca_dump_show mca_dump_ue_open mca_dump_ue_show mca_gfx_mca_get_err_count mca_gfx_smu_bank_is_valid mca_pcs_xgmi_mca_get_err_count mca_smu_bank_is_valid mca_smu_get_mca_entry mca_smu_get_valid_mca_count mca_smu_mca_get_err_count mca_smu_parse_mca_error_count mca_smu_set_debug_mode mca_umc_mca_get_err_count mca_v3_0_mp0_query_ras_error_count mca_v3_0_mp1_query_ras_error_count mca_v3_0_mpio_query_ras_error_count mca_v3_0_ras_block_match mcg_dcn4_build_min_clock_table mcifwb2_dump_frame mem_info_preempt_used_show mem_show merge_pipes_for_subvp mes_v11_0_add_hw_queue mes_v11_0_allocate_ucode_buffer mes_v11_0_allocate_ucode_data_buffer mes_v11_0_early_init mes_v11_0_enable mes_v11_0_get_fw_version mes_v11_0_hw_fini mes_v11_0_hw_init mes_v11_0_kiq_dequeue mes_v11_0_kiq_hw_fini mes_v11_0_kiq_hw_init mes_v11_0_late_init mes_v11_0_load_microcode mes_v11_0_map_legacy_queue mes_v11_0_misc_op mes_v11_0_mqd_init mes_v11_0_query_sched_status mes_v11_0_queue_init_register mes_v11_0_remove_hw_queue mes_v11_0_reset_hw_queue mes_v11_0_reset_legacy_queue mes_v11_0_resume mes_v11_0_resume_gang mes_v11_0_ring_get_rptr mes_v11_0_ring_get_wptr mes_v11_0_ring_set_wptr mes_v11_0_set_hw_resources mes_v11_0_set_hw_resources_1 mes_v11_0_submit_pkt_and_poll_completion mes_v11_0_suspend mes_v11_0_suspend_gang mes_v11_0_sw_fini mes_v11_0_sw_init mes_v11_0_unmap_legacy_queue mes_v12_0_add_hw_queue mes_v12_0_allocate_ucode_buffer mes_v12_0_allocate_ucode_data_buffer mes_v12_0_early_init mes_v12_0_enable mes_v12_0_hw_fini mes_v12_0_hw_init mes_v12_0_init_aggregated_doorbell mes_v12_0_kiq_dequeue_sched mes_v12_0_kiq_hw_fini mes_v12_0_kiq_hw_init mes_v12_0_kiq_setting mes_v12_0_late_init mes_v12_0_load_microcode mes_v12_0_map_legacy_queue mes_v12_0_misc_op mes_v12_0_mqd_init mes_v12_0_query_sched_status mes_v12_0_queue_init mes_v12_0_queue_init_register mes_v12_0_remove_hw_queue mes_v12_0_reset_hw_queue mes_v12_0_reset_legacy_queue mes_v12_0_resume mes_v12_0_resume_gang mes_v12_0_ring_get_rptr mes_v12_0_ring_get_wptr mes_v12_0_ring_set_wptr mes_v12_0_set_hw_resources mes_v12_0_set_hw_resources_1 mes_v12_0_set_ucode_start_addr mes_v12_0_submit_pkt_and_poll_completion mes_v12_0_suspend mes_v12_0_suspend_gang mes_v12_0_sw_fini mes_v12_0_sw_init mes_v12_0_unmap_legacy_queue min_set_viewport mmhub_v1_0_disable_identity_aperture mmhub_v1_0_gart_disable mmhub_v1_0_gart_enable mmhub_v1_0_get_clockgating mmhub_v1_0_get_fb_location mmhub_v1_0_init mmhub_v1_0_init_cache_regs mmhub_v1_0_init_gart_aperture_regs mmhub_v1_0_init_saw mmhub_v1_0_init_system_aperture_regs mmhub_v1_0_query_ras_error_count mmhub_v1_0_reset_ras_error_count mmhub_v1_0_set_clockgating mmhub_v1_0_set_fault_enable_default mmhub_v1_0_setup_vm_pt_regs mmhub_v1_0_setup_vmid_config mmhub_v1_0_update_medium_grain_clock_gating mmhub_v1_0_update_power_gating mmhub_v1_7_disable_identity_aperture mmhub_v1_7_gart_disable mmhub_v1_7_gart_enable mmhub_v1_7_get_clockgating mmhub_v1_7_get_fb_location mmhub_v1_7_init mmhub_v1_7_init_cache_regs mmhub_v1_7_init_gart_aperture_regs mmhub_v1_7_init_snoop_override_regs mmhub_v1_7_init_system_aperture_regs mmhub_v1_7_query_ras_error_count mmhub_v1_7_query_ras_error_status mmhub_v1_7_reset_ras_error_count mmhub_v1_7_reset_ras_error_status mmhub_v1_7_set_clockgating mmhub_v1_7_set_fault_enable_default mmhub_v1_7_setup_vm_pt_regs mmhub_v1_7_setup_vmid_config mmhub_v1_7_update_medium_grain_clock_gating mmhub_v1_8_aca_bank_is_valid mmhub_v1_8_aca_bank_parser mmhub_v1_8_disable_identity_aperture mmhub_v1_8_disable_l1_tlb mmhub_v1_8_enable_system_domain mmhub_v1_8_gart_disable mmhub_v1_8_gart_enable mmhub_v1_8_get_clockgating mmhub_v1_8_get_fb_location mmhub_v1_8_init mmhub_v1_8_init_cache_regs mmhub_v1_8_init_gart_aperture_regs mmhub_v1_8_init_snoop_override_regs mmhub_v1_8_init_system_aperture_regs mmhub_v1_8_init_tlb_regs mmhub_v1_8_program_invalidation mmhub_v1_8_query_ras_error_count mmhub_v1_8_ras_late_init mmhub_v1_8_reset_ras_error_count mmhub_v1_8_set_clockgating mmhub_v1_8_set_fault_enable_default mmhub_v1_8_setup_vm_pt_regs mmhub_v1_8_setup_vmid_config mmhub_v2_0_disable_identity_aperture mmhub_v2_0_gart_disable mmhub_v2_0_gart_enable mmhub_v2_0_get_clockgating mmhub_v2_0_get_invalidate_req mmhub_v2_0_init mmhub_v2_0_init_cache_regs mmhub_v2_0_init_gart_aperture_regs mmhub_v2_0_init_system_aperture_regs mmhub_v2_0_print_l2_protection_fault_status mmhub_v2_0_set_clockgating mmhub_v2_0_set_fault_enable_default mmhub_v2_0_setup_vm_pt_regs mmhub_v2_0_setup_vmid_config mmhub_v2_0_update_medium_grain_clock_gating mmhub_v2_3_disable_identity_aperture mmhub_v2_3_gart_disable mmhub_v2_3_gart_enable mmhub_v2_3_get_clockgating mmhub_v2_3_get_invalidate_req mmhub_v2_3_init mmhub_v2_3_init_cache_regs mmhub_v2_3_init_gart_aperture_regs mmhub_v2_3_init_system_aperture_regs mmhub_v2_3_print_l2_protection_fault_status mmhub_v2_3_set_clockgating mmhub_v2_3_set_fault_enable_default mmhub_v2_3_setup_vm_pt_regs mmhub_v2_3_setup_vmid_config mmhub_v2_3_update_medium_grain_clock_gating mmhub_v2_3_update_medium_grain_light_sleep mmhub_v3_0_1_disable_identity_aperture mmhub_v3_0_1_gart_disable mmhub_v3_0_1_gart_enable mmhub_v3_0_1_get_clockgating mmhub_v3_0_1_get_fb_location mmhub_v3_0_1_get_invalidate_req mmhub_v3_0_1_get_mc_fb_offset mmhub_v3_0_1_init mmhub_v3_0_1_init_cache_regs mmhub_v3_0_1_init_gart_aperture_regs mmhub_v3_0_1_init_system_aperture_regs mmhub_v3_0_1_print_l2_protection_fault_status mmhub_v3_0_1_set_clockgating mmhub_v3_0_1_set_fault_enable_default mmhub_v3_0_1_setup_vm_pt_regs mmhub_v3_0_1_setup_vmid_config mmhub_v3_0_2_disable_identity_aperture mmhub_v3_0_2_gart_disable mmhub_v3_0_2_gart_enable mmhub_v3_0_2_get_clockgating mmhub_v3_0_2_get_fb_location mmhub_v3_0_2_get_invalidate_req mmhub_v3_0_2_get_mc_fb_offset mmhub_v3_0_2_init mmhub_v3_0_2_init_cache_regs mmhub_v3_0_2_init_gart_aperture_regs mmhub_v3_0_2_init_system_aperture_regs mmhub_v3_0_2_print_l2_protection_fault_status mmhub_v3_0_2_set_clockgating mmhub_v3_0_2_set_fault_enable_default mmhub_v3_0_2_setup_vm_pt_regs mmhub_v3_0_2_setup_vmid_config mmhub_v3_0_disable_identity_aperture mmhub_v3_0_gart_disable mmhub_v3_0_gart_enable mmhub_v3_0_get_clockgating mmhub_v3_0_get_fb_location mmhub_v3_0_get_invalidate_req mmhub_v3_0_get_mc_fb_offset mmhub_v3_0_init mmhub_v3_0_init_cache_regs mmhub_v3_0_init_gart_aperture_regs mmhub_v3_0_init_system_aperture_regs mmhub_v3_0_print_l2_protection_fault_status mmhub_v3_0_set_clockgating mmhub_v3_0_set_fault_enable_default mmhub_v3_0_setup_vm_pt_regs mmhub_v3_0_setup_vmid_config mmhub_v3_3_disable_identity_aperture mmhub_v3_3_gart_disable mmhub_v3_3_gart_enable mmhub_v3_3_get_clockgating mmhub_v3_3_get_fb_location mmhub_v3_3_get_invalidate_req mmhub_v3_3_get_mc_fb_offset mmhub_v3_3_init mmhub_v3_3_init_cache_regs mmhub_v3_3_init_gart_aperture_regs mmhub_v3_3_init_saw_regs mmhub_v3_3_init_system_aperture_regs mmhub_v3_3_print_l2_protection_fault_status mmhub_v3_3_set_clockgating mmhub_v3_3_set_fault_enable_default mmhub_v3_3_setup_vm_pt_regs mmhub_v3_3_setup_vmid_config mmhub_v4_1_0_disable_identity_aperture mmhub_v4_1_0_gart_disable mmhub_v4_1_0_gart_enable mmhub_v4_1_0_get_clockgating mmhub_v4_1_0_get_fb_location mmhub_v4_1_0_get_invalidate_req mmhub_v4_1_0_get_mc_fb_offset mmhub_v4_1_0_init mmhub_v4_1_0_init_cache_regs mmhub_v4_1_0_init_gart_aperture_regs mmhub_v4_1_0_init_system_aperture_regs mmhub_v4_1_0_print_l2_protection_fault_status mmhub_v4_1_0_set_clockgating mmhub_v4_1_0_set_fault_enable_default mmhub_v4_1_0_setup_vm_pt_regs mmhub_v4_1_0_setup_vmid_config mmhub_v4_1_0_update_medium_grain_clock_gating mmhub_v9_4_disable_identity_aperture mmhub_v9_4_gart_disable mmhub_v9_4_gart_enable mmhub_v9_4_get_clockgating mmhub_v9_4_get_fb_location mmhub_v9_4_init mmhub_v9_4_init_cache_regs mmhub_v9_4_init_gart_aperture_regs mmhub_v9_4_init_snoop_override_regs mmhub_v9_4_init_system_aperture_regs mmhub_v9_4_query_ras_error_count mmhub_v9_4_query_ras_error_status mmhub_v9_4_reset_ras_error_count mmhub_v9_4_set_clockgating mmhub_v9_4_set_fault_enable_default mmhub_v9_4_setup_hubid_vm_pt_regs mmhub_v9_4_setup_vm_pt_regs mmhub_v9_4_setup_vmid_config mmhub_v9_4_update_medium_grain_clock_gating mmhubbub2_config_mcif_arb mmhubbub2_config_mcif_buf mmhubbub2_config_mcif_irq mmhubbub2_disable_mcif mmhubbub2_enable_mcif mmhubbub32_config_mcif_arb mmhubbub32_config_mcif_buf mmhubbub32_warmup_mcif mmhubbub3_config_mcif_arb mmhubbub3_config_mcif_buf mmhubbub3_warmup_mcif mod_build_adaptive_sync_infopacket mod_build_adaptive_sync_infopacket_v1 mod_build_adaptive_sync_infopacket_v2 mod_build_hf_vsif_infopacket mod_build_vsc_infopacket mod_color_calculate_degamma_params mod_color_calculate_regamma_params mod_color_get_table mod_color_is_table_init mod_color_set_table_init_state mod_freesync_build_vrr_infopacket mod_freesync_build_vrr_params mod_freesync_calc_nominal_field_rate mod_freesync_create mod_freesync_destroy mod_freesync_get_freesync_enabled mod_freesync_handle_preflip mod_freesync_handle_v_update mod_hdcp_add_display mod_hdcp_add_display_to_topology mod_hdcp_clear_cp_irq_status mod_hdcp_dump_binary_message mod_hdcp_execute_and_set mod_hdcp_get_memory_size mod_hdcp_hdcp1_create_session mod_hdcp_hdcp1_destroy_session mod_hdcp_hdcp1_dp_execution mod_hdcp_hdcp1_dp_transition mod_hdcp_hdcp1_enable_dp_stream_encryption mod_hdcp_hdcp1_enable_encryption mod_hdcp_hdcp1_execution mod_hdcp_hdcp1_link_maintenance mod_hdcp_hdcp1_transition mod_hdcp_hdcp1_validate_ksvlist_vp mod_hdcp_hdcp1_validate_rx mod_hdcp_hdcp2_create_session mod_hdcp_hdcp2_destroy_session mod_hdcp_hdcp2_dp_execution mod_hdcp_hdcp2_dp_transition mod_hdcp_hdcp2_enable_dp_stream_encryption mod_hdcp_hdcp2_enable_encryption mod_hdcp_hdcp2_execution mod_hdcp_hdcp2_prepare_ake_init mod_hdcp_hdcp2_prepare_eks mod_hdcp_hdcp2_prepare_lc_init mod_hdcp_hdcp2_prepare_stream_management mod_hdcp_hdcp2_transition mod_hdcp_hdcp2_validate_ake_cert mod_hdcp_hdcp2_validate_h_prime mod_hdcp_hdcp2_validate_l_prime mod_hdcp_hdcp2_validate_rx_id_list mod_hdcp_hdcp2_validate_stream_ready mod_hdcp_log_ddc_trace mod_hdcp_process_event mod_hdcp_query_display mod_hdcp_read_ake_cert mod_hdcp_read_bcaps mod_hdcp_read_binfo mod_hdcp_read_bksv mod_hdcp_read_bstatus mod_hdcp_read_h_prime mod_hdcp_read_hdcp2version mod_hdcp_read_ksvlist mod_hdcp_read_l_prime mod_hdcp_read_pairing_info mod_hdcp_read_r0p mod_hdcp_read_rx_id_list mod_hdcp_read_rxcaps mod_hdcp_read_rxstatus mod_hdcp_read_stream_ready mod_hdcp_read_vp mod_hdcp_remove_display mod_hdcp_remove_display_from_topology mod_hdcp_reset_connection mod_hdcp_setup mod_hdcp_signal_type_to_operation_mode mod_hdcp_state_id_to_str mod_hdcp_status_to_str mod_hdcp_teardown mod_hdcp_update_display mod_hdcp_write_ainfo mod_hdcp_write_ake_init mod_hdcp_write_aksv mod_hdcp_write_an mod_hdcp_write_content_type mod_hdcp_write_eks mod_hdcp_write_lc_init mod_hdcp_write_no_stored_km mod_hdcp_write_repeater_auth_ack mod_hdcp_write_stored_km mod_hdcp_write_stream_manage mod_power_calc_psr_configs mod_power_only_edp mode_support_and_system_configuration mode_support_configuration mpc1_assert_idle_mpcc mpc1_assert_mpcc_idle_before_connect mpc1_cursor_lock mpc1_get_mpc_out_mux mpc1_get_mpcc mpc1_get_mpcc_for_dpp mpc1_init_mpcc_list_from_hw mpc1_insert_plane mpc1_mpc_init mpc1_mpc_init_single_inst mpc1_read_mpcc_state mpc1_remove_mpcc mpc1_set_bg_color mpc1_update_blending mpc1_update_stereo_mix mpc201_set_out_rate_control mpc20_power_on_ogam_lut mpc20_program_ogam_pwl mpc2_assert_idle_mpcc mpc2_assert_mpcc_idle_before_connect mpc2_get_mpcc_for_dpp mpc2_ogam_get_reg_field mpc2_program_luta mpc2_program_lutb mpc2_read_mpcc_state mpc2_set_denorm mpc2_set_denorm_clamp mpc2_set_ocsc_default mpc2_set_output_csc mpc2_set_output_gamma mpc2_update_blending mpc32_configure_post1dlut mpc32_configure_shaper_lut mpc32_mpc_init mpc32_post1dlut_get_reg_field mpc32_power_on_blnd_lut mpc32_power_on_shaper_3dlut mpc32_program_3dlut mpc32_program_post1dlut mpc32_program_post1dlut_pwl mpc32_program_post1dluta_settings mpc32_program_post1dlutb_settings mpc32_program_shaper mpc32_program_shaper_lut mpc32_program_shaper_luta_settings mpc32_program_shaper_lutb_settings mpc32_select_3dlut_ram mpc32_select_3dlut_ram_mask mpc32_set3dlut_ram10 mpc32_set3dlut_ram12 mpc3_disable_dwb_mux mpc3_get_gamut_remap mpc3_get_ogam_current mpc3_get_rmu_mux_status mpc3_init_mpcc mpc3_is_dwb_idle mpc3_mpc_init mpc3_mpc_init_single_inst mpc3_ogam_get_reg_field mpc3_power_on_ogam_lut mpc3_power_on_shaper_3dlut mpc3_program_3dlut mpc3_program_luta mpc3_program_lutb mpc3_program_ogam_pwl mpc3_program_shaper mpc3_program_shaper_luta_settings mpc3_program_shaper_lutb_settings mpc3_read_mpcc_state mpc3_select_3dlut_ram_mask mpc3_set3dlut_ram10 mpc3_set3dlut_ram12 mpc3_set_denorm mpc3_set_denorm_clamp mpc3_set_dwb_mux mpc3_set_gamut_remap mpc3_set_mpc_mem_lp_mode mpc3_set_ocsc_default mpc3_set_out_rate_control mpc3_set_output_csc mpc3_set_output_gamma mpc3_set_rmu_mux mpc401_get_3dlut_fast_load_status mpc401_get_gamut_remap mpc401_populate_lut mpc401_program_3dlut_size mpc401_program_lut_mode mpc401_program_lut_read_write_control mpc401_set_gamut_remap mpc401_set_movable_cm_location mpc401_update_3dlut_fast_load_select mpcc3_acquire_rmu mpcc3_release_rmu mqd_manager_init_cik mqd_manager_init_v10 mqd_manager_init_v11 mqd_manager_init_v12 mqd_manager_init_v9 mqd_manager_init_vi mqd_stride_v9 mqd_symmetrically_map_cu_mask mst_topo_open mst_topo_show navi10_baco_enter navi10_baco_exit navi10_display_config_changed navi10_display_disable_memory_clock_switch navi10_dpm_set_jpeg_enable navi10_dpm_set_vcn_enable navi10_dump_od_table navi10_emit_clk_levels navi10_enable_mgpu_fan_boost navi10_force_clk_levels navi10_get_allowed_feature_mask navi10_get_clock_by_type_with_latency navi10_get_default_config_table_settings navi10_get_fan_parameters navi10_get_fan_speed_rpm navi10_get_gpu_metrics navi10_get_legacy_gpu_metrics navi10_get_legacy_smu_metrics_data navi10_get_power_limit navi10_get_power_profile_mode navi10_get_smu_metrics_data navi10_get_thermal_temperature_range navi10_get_uclk_dpm_states navi10_i2c_control_fini navi10_i2c_control_init navi10_i2c_func navi10_i2c_xfer navi10_ih_early_init navi10_ih_enable_ring navi10_ih_get_clockgating_state navi10_ih_get_wptr navi10_ih_hw_fini navi10_ih_hw_init navi10_ih_irq_init navi10_ih_is_idle navi10_ih_resume navi10_ih_self_irq navi10_ih_set_clockgating_state navi10_ih_set_powergating_state navi10_ih_set_rptr navi10_ih_soft_reset navi10_ih_suspend navi10_ih_sw_fini navi10_ih_sw_init navi10_ih_toggle_interrupts navi10_ih_update_clockgating_state navi10_ih_wait_for_idle navi10_init_smc_tables navi10_is_dpm_running navi10_notify_smc_display_config navi10_od_edit_dpm_table navi10_od_setting_check_range navi10_populate_umd_state_clk navi10_post_smu_init navi10_pre_display_config_changed navi10_print_clk_levels navi10_read_sensor navi10_run_btc navi10_set_config_table navi10_set_default_dpm_table navi10_set_default_od_settings navi10_set_dummy_pstates_table_location navi10_set_power_profile_mode navi10_set_power_profile_mode_coeff navi10_set_ppt_funcs navi10_set_watermarks_table navi10_setup_pptable navi10_umc_hybrid_cdr_workaround navi10_update_pcie_parameters navi12_get_gpu_metrics navi12_get_legacy_gpu_metrics navi12_get_legacy_smu_metrics_data navi12_get_smu_metrics_data navi1x_get_gpu_metrics navi1x_get_smu_metrics_data nbif_v6_3_1_enable_doorbell_aperture nbif_v6_3_1_enable_doorbell_selfring_aperture nbif_v6_3_1_gc_doorbell_init nbif_v6_3_1_get_clockgating_state nbif_v6_3_1_get_hdp_flush_done_offset nbif_v6_3_1_get_hdp_flush_req_offset nbif_v6_3_1_get_memsize nbif_v6_3_1_get_pcie_data_offset nbif_v6_3_1_get_pcie_index_offset nbif_v6_3_1_get_rev_id nbif_v6_3_1_get_rom_offset nbif_v6_3_1_handle_ras_err_event_athub_intr_no_bifring nbif_v6_3_1_ih_control nbif_v6_3_1_ih_doorbell_range nbif_v6_3_1_init_ras_err_event_athub_interrupt nbif_v6_3_1_init_registers nbif_v6_3_1_mc_access_enable nbif_v6_3_1_process_err_event_athub_irq nbif_v6_3_1_program_aspm nbif_v6_3_1_program_ltr nbif_v6_3_1_remap_hdp_registers nbif_v6_3_1_sdma_doorbell_range nbif_v6_3_1_set_ras_err_event_athub_irq_state nbif_v6_3_1_set_reg_remap nbif_v6_3_1_update_medium_grain_clock_gating nbif_v6_3_1_update_medium_grain_light_sleep nbif_v6_3_1_vcn_doorbell_range nbio_7_0_read_syshub_ind_mmr nbio_7_0_write_syshub_ind_mmr nbio_v2_3_apply_l1_link_width_reconfig_wa nbio_v2_3_apply_lc_spc_mode_wa nbio_v2_3_clear_doorbell_interrupt nbio_v2_3_enable_aspm nbio_v2_3_enable_doorbell_aperture nbio_v2_3_enable_doorbell_selfring_aperture nbio_v2_3_get_clockgating_state nbio_v2_3_get_hdp_flush_done_offset nbio_v2_3_get_hdp_flush_req_offset nbio_v2_3_get_memsize nbio_v2_3_get_pcie_data_offset nbio_v2_3_get_pcie_index_offset nbio_v2_3_get_rev_id nbio_v2_3_ih_control nbio_v2_3_ih_doorbell_range nbio_v2_3_init_registers nbio_v2_3_mc_access_enable nbio_v2_3_program_aspm nbio_v2_3_program_ltr nbio_v2_3_remap_hdp_registers nbio_v2_3_sdma_doorbell_range nbio_v2_3_set_reg_remap nbio_v2_3_update_medium_grain_clock_gating nbio_v2_3_update_medium_grain_light_sleep nbio_v2_3_vcn_doorbell_range nbio_v4_3_enable_doorbell_aperture nbio_v4_3_enable_doorbell_selfring_aperture nbio_v4_3_gc_doorbell_init nbio_v4_3_get_clockgating_state nbio_v4_3_get_hdp_flush_done_offset nbio_v4_3_get_hdp_flush_req_offset nbio_v4_3_get_memsize nbio_v4_3_get_pcie_data_offset nbio_v4_3_get_pcie_index_offset nbio_v4_3_get_rev_id nbio_v4_3_get_rom_offset nbio_v4_3_handle_ras_err_event_athub_intr_no_bifring nbio_v4_3_ih_control nbio_v4_3_ih_doorbell_range nbio_v4_3_init_ras_err_event_athub_interrupt nbio_v4_3_init_registers nbio_v4_3_mc_access_enable nbio_v4_3_process_err_event_athub_irq nbio_v4_3_program_aspm nbio_v4_3_program_ltr nbio_v4_3_remap_hdp_registers nbio_v4_3_sdma_doorbell_range nbio_v4_3_set_ras_err_event_athub_irq_state nbio_v4_3_set_reg_remap nbio_v4_3_sriov_gc_doorbell_init nbio_v4_3_sriov_ih_doorbell_range nbio_v4_3_sriov_sdma_doorbell_range nbio_v4_3_sriov_vcn_doorbell_range nbio_v4_3_update_medium_grain_clock_gating nbio_v4_3_update_medium_grain_light_sleep nbio_v4_3_vcn_doorbell_range nbio_v6_1_enable_doorbell_aperture nbio_v6_1_enable_doorbell_selfring_aperture nbio_v6_1_get_clockgating_state nbio_v6_1_get_hdp_flush_done_offset nbio_v6_1_get_hdp_flush_req_offset nbio_v6_1_get_memsize nbio_v6_1_get_pcie_data_offset nbio_v6_1_get_pcie_index_offset nbio_v6_1_get_rev_id nbio_v6_1_ih_control nbio_v6_1_ih_doorbell_range nbio_v6_1_init_registers nbio_v6_1_mc_access_enable nbio_v6_1_program_aspm nbio_v6_1_remap_hdp_registers nbio_v6_1_sdma_doorbell_range nbio_v6_1_set_reg_remap nbio_v6_1_update_medium_grain_clock_gating nbio_v6_1_update_medium_grain_light_sleep nbio_v7_0_enable_doorbell_aperture nbio_v7_0_enable_doorbell_selfring_aperture nbio_v7_0_get_clockgating_state nbio_v7_0_get_hdp_flush_done_offset nbio_v7_0_get_hdp_flush_req_offset nbio_v7_0_get_memsize nbio_v7_0_get_pcie_data_offset nbio_v7_0_get_pcie_index_offset nbio_v7_0_get_rev_id nbio_v7_0_ih_control nbio_v7_0_ih_doorbell_range nbio_v7_0_init_registers nbio_v7_0_mc_access_enable nbio_v7_0_remap_hdp_registers nbio_v7_0_sdma_doorbell_range nbio_v7_0_set_reg_remap nbio_v7_0_update_medium_grain_clock_gating nbio_v7_0_update_medium_grain_light_sleep nbio_v7_0_vcn_doorbell_range nbio_v7_11_enable_doorbell_aperture nbio_v7_11_enable_doorbell_selfring_aperture nbio_v7_11_get_clockgating_state nbio_v7_11_get_hdp_flush_done_offset nbio_v7_11_get_hdp_flush_req_offset nbio_v7_11_get_memsize nbio_v7_11_get_pcie_data_offset nbio_v7_11_get_pcie_index_offset nbio_v7_11_get_pcie_port_data_offset nbio_v7_11_get_pcie_port_index_offset nbio_v7_11_get_rev_id nbio_v7_11_ih_control nbio_v7_11_ih_doorbell_range nbio_v7_11_init_registers nbio_v7_11_mc_access_enable nbio_v7_11_remap_hdp_registers nbio_v7_11_sdma_doorbell_range nbio_v7_11_set_reg_remap nbio_v7_11_update_medium_grain_clock_gating nbio_v7_11_update_medium_grain_light_sleep nbio_v7_11_vcn_doorbell_range nbio_v7_11_vpe_doorbell_range nbio_v7_2_enable_doorbell_aperture nbio_v7_2_enable_doorbell_selfring_aperture nbio_v7_2_get_clockgating_state nbio_v7_2_get_hdp_flush_done_offset nbio_v7_2_get_hdp_flush_req_offset nbio_v7_2_get_memsize nbio_v7_2_get_pcie_data_offset nbio_v7_2_get_pcie_index_offset nbio_v7_2_get_pcie_port_data_offset nbio_v7_2_get_pcie_port_index_offset nbio_v7_2_get_rev_id nbio_v7_2_ih_control nbio_v7_2_ih_doorbell_range nbio_v7_2_init_registers nbio_v7_2_mc_access_enable nbio_v7_2_remap_hdp_registers nbio_v7_2_sdma_doorbell_range nbio_v7_2_set_reg_remap nbio_v7_2_update_medium_grain_clock_gating nbio_v7_2_update_medium_grain_light_sleep nbio_v7_2_vcn_doorbell_range nbio_v7_4_enable_doorbell_aperture nbio_v7_4_enable_doorbell_interrupt nbio_v7_4_enable_doorbell_selfring_aperture nbio_v7_4_get_clockgating_state nbio_v7_4_get_hdp_flush_done_offset nbio_v7_4_get_hdp_flush_req_offset nbio_v7_4_get_memsize nbio_v7_4_get_pcie_data_offset nbio_v7_4_get_pcie_index_offset nbio_v7_4_get_rev_id nbio_v7_4_handle_ras_controller_intr_no_bifring nbio_v7_4_handle_ras_err_event_athub_intr_no_bifring nbio_v7_4_ih_control nbio_v7_4_ih_doorbell_range nbio_v7_4_init_ras_controller_interrupt nbio_v7_4_init_ras_err_event_athub_interrupt nbio_v7_4_init_registers nbio_v7_4_mc_access_enable nbio_v7_4_process_err_event_athub_irq nbio_v7_4_process_ras_controller_irq nbio_v7_4_program_aspm nbio_v7_4_query_ras_error_count nbio_v7_4_remap_hdp_registers nbio_v7_4_sdma_doorbell_range nbio_v7_4_set_ras_controller_irq_state nbio_v7_4_set_ras_err_event_athub_irq_state nbio_v7_4_set_reg_remap nbio_v7_4_update_medium_grain_clock_gating nbio_v7_4_update_medium_grain_light_sleep nbio_v7_4_vcn_doorbell_range nbio_v7_7_enable_doorbell_aperture nbio_v7_7_enable_doorbell_selfring_aperture nbio_v7_7_get_clockgating_state nbio_v7_7_get_hdp_flush_done_offset nbio_v7_7_get_hdp_flush_req_offset nbio_v7_7_get_memsize nbio_v7_7_get_pcie_data_offset nbio_v7_7_get_pcie_index_offset nbio_v7_7_get_pcie_port_data_offset nbio_v7_7_get_pcie_port_index_offset nbio_v7_7_get_rev_id nbio_v7_7_ih_control nbio_v7_7_ih_doorbell_range nbio_v7_7_init_registers nbio_v7_7_mc_access_enable nbio_v7_7_remap_hdp_registers nbio_v7_7_sdma_doorbell_range nbio_v7_7_set_reg_remap nbio_v7_7_update_medium_grain_clock_gating nbio_v7_7_update_medium_grain_light_sleep nbio_v7_7_vcn_doorbell_range nbio_v7_9_enable_doorbell_aperture nbio_v7_9_enable_doorbell_interrupt nbio_v7_9_enable_doorbell_selfring_aperture nbio_v7_9_get_clockgating_state nbio_v7_9_get_compute_partition_mode nbio_v7_9_get_hdp_flush_done_offset nbio_v7_9_get_hdp_flush_req_offset nbio_v7_9_get_memory_partition_mode nbio_v7_9_get_memsize nbio_v7_9_get_pcie_data_offset nbio_v7_9_get_pcie_index_hi_offset nbio_v7_9_get_pcie_index_offset nbio_v7_9_get_pcie_replay_count nbio_v7_9_get_rev_id nbio_v7_9_handle_ras_controller_intr_no_bifring nbio_v7_9_handle_ras_err_event_athub_intr_no_bifring nbio_v7_9_ih_control nbio_v7_9_ih_doorbell_range nbio_v7_9_init_ras_controller_interrupt nbio_v7_9_init_ras_err_event_athub_interrupt nbio_v7_9_init_registers nbio_v7_9_is_nps_switch_requested nbio_v7_9_mc_access_enable nbio_v7_9_process_err_event_athub_irq nbio_v7_9_process_ras_controller_irq nbio_v7_9_query_ras_error_count nbio_v7_9_remap_hdp_registers nbio_v7_9_sdma_doorbell_range nbio_v7_9_set_ras_controller_irq_state nbio_v7_9_set_ras_err_event_athub_irq_state nbio_v7_9_set_reg_remap nbio_v7_9_update_medium_grain_clock_gating nbio_v7_9_update_medium_grain_light_sleep nbio_v7_9_vcn_doorbell_range needs_dsc_aux_workaround new_bank_error node_show num_base_addresses_show num_instance_show num_ips_show nv_asic_reset nv_asic_reset_method nv_common_early_init nv_common_get_clockgating_state nv_common_hw_fini nv_common_hw_init nv_common_is_idle nv_common_late_init nv_common_resume nv_common_set_clockgating_state nv_common_set_powergating_state nv_common_suspend nv_common_sw_init nv_didt_rreg nv_didt_wreg nv_get_config_memsize nv_get_xclk nv_grbm_select nv_init_doorbell_index nv_need_full_reset nv_need_reset_on_init nv_pre_asic_init nv_query_video_codecs nv_read_disabled_bios nv_read_register nv_set_uvd_clocks nv_set_vce_clocks nv_set_virt_ops nv_update_umd_stable_pstate object_id_from_bios_object_id od_kobj_release odm_combine_segments_open odm_combine_segments_show opp1_destroy opp1_pipe_clock_control opp1_program_bit_depth_reduction opp1_program_fmt opp1_program_stereo opp1_set_clamping opp1_set_dyn_expansion opp1_set_spatial_dither opp2_dpg_is_blanked opp2_dpg_is_pending opp2_dpg_set_blank_color opp2_get_left_edge_extra_pixel_count opp2_program_dpg_dimensions opp2_program_left_edge_extra_pixel opp2_set_disp_pattern_generator oppn20_dummy_program_regamma_pwl optc1_clear_optc_underflow optc1_configure_crc optc1_did_triggered_reset_occur optc1_disable_crtc optc1_disable_reset_trigger optc1_enable_crtc optc1_enable_crtc_reset optc1_enable_optc_clock optc1_enable_reset_trigger optc1_get_crc optc1_get_crtc_scanoutpos optc1_get_hw_timing optc1_get_otg_active_size optc1_get_position optc1_get_vblank_counter optc1_is_blanked optc1_is_counter_moving optc1_is_optc_underflow_occurred optc1_is_stereo_left_eye optc1_is_tg_enabled optc1_is_two_pixels_per_container optc1_lock optc1_program_blank_color optc1_program_global_sync optc1_program_manual_trigger optc1_program_stereo optc1_program_timing optc1_read_otg_state optc1_set_blank optc1_set_blank_data_double_buffer optc1_set_drr optc1_set_early_control optc1_set_static_screen_control optc1_set_test_pattern optc1_set_timing_double_buffer optc1_set_vtg_params optc1_set_vtotal_min_max optc1_setup_manual_trigger optc1_setup_vertical_interrupt0 optc1_setup_vertical_interrupt1 optc1_setup_vertical_interrupt2 optc1_tg_init optc1_unlock optc1_validate_timing optc1_wait_for_state optc201_get_optc_source optc201_triplebuffer_lock optc201_triplebuffer_unlock optc201_validate_timing optc2_align_vblanks optc2_configure_crc optc2_enable_crtc optc2_get_dsc_status optc2_get_last_used_drr_vtotal optc2_get_optc_source optc2_lock_doublebuffer_disable optc2_lock_doublebuffer_enable optc2_program_manual_trigger optc2_set_dsc_config optc2_set_dwb_source optc2_set_gsl optc2_set_gsl_source_select optc2_set_odm_bypass optc2_set_odm_combine optc2_setup_manual_trigger optc2_triplebuffer_lock optc2_triplebuffer_unlock optc301_set_drr optc301_setup_manual_trigger optc314_disable_crtc optc314_enable_crtc optc314_phantom_crtc_post_enable optc314_set_h_timing_div_manual_mode optc314_set_odm_bypass optc314_set_odm_combine optc31_disable_crtc optc31_enable_crtc optc31_immediate_disable_crtc optc31_read_otg_state optc31_set_drr optc31_set_odm_combine optc32_disable_crtc optc32_disable_phantom_otg optc32_enable_crtc optc32_get_odm_combine_segments optc32_phantom_crtc_post_enable optc32_set_drr optc32_set_h_timing_div_manual_mode optc32_set_odm_bypass optc32_set_odm_combine optc32_wait_odm_doublebuffer_pending_clear optc35_configure_crc optc35_disable_crtc optc35_enable_crtc optc35_phantom_crtc_post_enable optc35_set_drr optc35_set_long_vtotal optc35_set_odm_combine optc35_setup_manual_trigger optc3_get_optc_double_buffer_pending optc3_get_otg_update_pending optc3_get_pipe_update_pending optc3_init_odm optc3_lock optc3_lock_doublebuffer_disable optc3_lock_doublebuffer_enable optc3_program_blank_color optc3_set_drr_trigger_window optc3_set_dsc_config optc3_set_odm_bypass optc3_set_odm_combine optc3_set_out_mux optc3_set_vtotal_change_limit optc3_set_vtotal_min_max optc3_tg_init optc3_triplebuffer_lock optc3_wait_drr_doublebuffer_pending_clear optc401_disable_crtc optc401_disable_phantom_otg optc401_enable_crtc optc401_phantom_crtc_post_enable optc401_program_global_sync optc401_set_drr optc401_set_h_timing_div_manual_mode optc401_set_odm_bypass optc401_set_odm_combine optc401_set_out_mux optc401_set_vtotal_min_max optc401_set_vupdate_keepout optc401_setup_manual_trigger optc401_wait_update_lock_status optimize_configuration optimize_dcc_mcache_no_odm optimize_pstate_with_svp_and_drr override_det_for_subvp override_training_settings pack_and_call_dml_mode_support_ex pack_mode_programming_params_with_implicit_subvp panel_power_savings_show panel_power_savings_store parse_hdmi_amd_vsdb parse_input_od_command_lines parse_sos_bin_descriptor parse_ta_v2_microcode parse_write_buffer_into_params patch_dcn30_soc_bounding_box perf_show perf_trace_amdgpu_bo_create perf_trace_amdgpu_bo_list_set perf_trace_amdgpu_bo_move perf_trace_amdgpu_cleaner_shader perf_trace_amdgpu_cs perf_trace_amdgpu_cs_bo_status perf_trace_amdgpu_cs_ioctl perf_trace_amdgpu_dc_performance perf_trace_amdgpu_dc_reg_template perf_trace_amdgpu_device_rreg perf_trace_amdgpu_device_wreg perf_trace_amdgpu_dm_atomic_check_finish perf_trace_amdgpu_dm_atomic_state_template perf_trace_amdgpu_dm_connector_atomic_check perf_trace_amdgpu_dm_crtc_atomic_check perf_trace_amdgpu_dm_dc_clocks_state perf_trace_amdgpu_dm_dc_pipe_state perf_trace_amdgpu_dm_dce_clocks_state perf_trace_amdgpu_dm_plane_state_template perf_trace_amdgpu_dmub_trace_high_irq perf_trace_amdgpu_ib_pipe_sync perf_trace_amdgpu_isolation perf_trace_amdgpu_iv perf_trace_amdgpu_pasid perf_trace_amdgpu_refresh_rate_track perf_trace_amdgpu_reset_reg_dumps perf_trace_amdgpu_sched_run_job perf_trace_amdgpu_vm_bo_map perf_trace_amdgpu_vm_bo_unmap perf_trace_amdgpu_vm_copy_ptes perf_trace_amdgpu_vm_flush perf_trace_amdgpu_vm_grab_id perf_trace_amdgpu_vm_mapping perf_trace_amdgpu_vm_set_ptes perf_trace_amdgpu_vm_update_ptes perf_trace_dcn_fpu perf_trace_dcn_optc_lock_unlock_state perform_8b_10b_channel_equalization_sequence perform_8b_10b_clock_recovery_sequence perform_fixed_vs_pe_nontransparent_training_sequence perform_link_training_with_retries perform_post_lt_adj_req_sequence pg_cntl35_create pg_cntl35_dsc_pg_control pg_cntl35_dsc_pg_status pg_cntl35_dwb_pg_control pg_cntl35_hpo_pg_control pg_cntl35_hubp_dpp_pg_control pg_cntl35_hubp_dpp_pg_status pg_cntl35_init_pg_status pg_cntl35_io_clk_pg_control pg_cntl35_mpcc_pg_control pg_cntl35_opp_pg_control pg_cntl35_optc_pg_control pg_cntl35_plane_otg_pg_control phm_add_voltage phm_apply_clock_adjust_rules phm_apply_dal_min_voltage_request phm_apply_state_adjust_rules phm_cf_want_uvd_power_gating phm_cf_want_vce_power_gating phm_check_smc_update_required_for_display_configuration phm_check_states_equal phm_copy_clock_limits_array phm_copy_overdrive_settings_limits_array phm_disable_clock_power_gatings phm_disable_dynamic_state_management phm_disable_smc_firmware_ctf phm_display_clock_voltage_request phm_display_configuration_changed phm_enable_dynamic_state_management phm_find_boot_level phm_find_closest_vddci phm_force_dpm_levels phm_get_clock_by_type phm_get_clock_by_type_with_latency phm_get_clock_by_type_with_voltage phm_get_clock_info phm_get_current_shallow_sleep_clocks phm_get_dal_power_level phm_get_dpm_level_enable_mask_value phm_get_lowest_enabled_level phm_get_max_high_clocks phm_get_performance_level phm_get_sclk_for_voltage_evv phm_get_svi2_mvdd_voltage_table phm_get_svi2_vdd_voltage_table phm_get_svi2_vddci_voltage_table phm_get_svi2_voltage_table_v0 phm_get_voltage_evv_on_sclk phm_get_voltage_id phm_get_voltage_index phm_initializa_dynamic_state_adjustment_rule_settings phm_irq_process phm_notify_smc_display_config_after_ps_adjustment phm_power_down_asic phm_pre_display_configuration_changed phm_register_irq_handlers phm_reset_single_dpm_table phm_set_active_display_count phm_set_cpu_power_state phm_set_field_to_u32 phm_set_power_state phm_set_watermarks_for_clocks_ranges phm_setup_asic phm_setup_pcie_table_entry phm_start_thermal_controller phm_stop_thermal_controller phm_store_dal_configuration_data phm_trim_voltage_table phm_trim_voltage_table_to_fit_state_table phm_wait_for_indirect_register_unequal phm_wait_for_register_unequal phm_wait_on_indirect_register phm_wait_on_register pipe_ctx_to_e2e_pipe_params pipe_need_reprogram planes_changed_for_existing_stream pm_allocate_runlist_ib pm_build_pm4_header pm_config_dequeue_wait_counts pm_config_dequeue_wait_counts_v9 pm_create_runlist_ib pm_debugfs_hang_hws pm_debugfs_runlist pm_map_process_aldebaran pm_map_process_v9 pm_map_process_vi pm_map_queues_v9 pm_map_queues_vi pm_query_status_v9 pm_query_status_vi pm_release_ib pm_release_mem_vi pm_runlist_v9 pm_runlist_vi pm_send_query_status pm_send_runlist pm_send_set_resources pm_send_unmap_queue pm_set_resources_v9 pm_set_resources_vi pm_uninit pm_unmap_queues_v9 pm_unmap_queues_vi pmo_dcn3_init_for_pstate_support pmo_dcn3_init_for_vmin pmo_dcn3_initialize pmo_dcn3_optimize_dcc_mcache pmo_dcn3_optimize_for_pstate_support pmo_dcn3_optimize_for_vmin pmo_dcn3_test_for_pstate_support pmo_dcn3_test_for_vmin pmo_dcn4_fams2_expand_base_pstate_strategies pmo_dcn4_fams2_init_for_pstate_support pmo_dcn4_fams2_init_for_stutter pmo_dcn4_fams2_init_for_vmin pmo_dcn4_fams2_initialize pmo_dcn4_fams2_optimize_dcc_mcache pmo_dcn4_fams2_optimize_for_pstate_support pmo_dcn4_fams2_optimize_for_stutter pmo_dcn4_fams2_optimize_for_vmin pmo_dcn4_fams2_test_for_pstate_support pmo_dcn4_fams2_test_for_stutter pmo_dcn4_fams2_test_for_vmin polaris10_avfs_event_mgr polaris10_calculate_sclk_params polaris10_get_mac_definition polaris10_get_offsetof polaris10_get_sclk_range_table polaris10_init_smc_table polaris10_initialize_mc_reg_table polaris10_is_dpm_running polaris10_is_hw_avfs_present polaris10_populate_all_graphic_levels polaris10_populate_all_memory_levels polaris10_populate_avfs_parameters polaris10_populate_clock_stretcher_data_table polaris10_populate_pm_fuses polaris10_populate_single_graphic_level polaris10_populate_smc_acpi_level polaris10_populate_smc_uvd_level polaris10_populate_smc_voltage_tables polaris10_process_firmware_header polaris10_program_memory_timing_parameters polaris10_setup_graphics_level_structure polaris10_smu_init polaris10_start_smu polaris10_start_smu_in_non_protection_mode polaris10_start_smu_in_protection_mode polaris10_thermal_avfs_enable polaris10_thermal_setup_fan_table polaris10_update_dpm_settings polaris10_update_sclk_threshold polaris10_update_smc_table polaris_baco_set_state polaris_set_asic_special_caps poll_for_allocation_change_trigger poll_l_prime_available populate_audio_dp_link_info populate_dml21_plane_config_from_plane_state populate_dml21_timing_config_from_stream_state populate_dml_plane_cfg_from_plane_state populate_dml_timing_cfg_from_stream_state populate_fast_updates populate_initial_data populate_subvp_cmd_pipe_info populate_subvp_cmd_vblank_pipe_info post_surface_trace power_down_all_hw_blocks power_on_lut power_state_management pp_asic_reset_mode_2 pp_atomfwctrl_get_avfs_information pp_atomfwctrl_get_clk_information_by_clkid pp_atomfwctrl_get_gpio_information pp_atomfwctrl_get_gpu_pll_dividers_vega10 pp_atomfwctrl_get_smc_dpm_information pp_atomfwctrl_get_vbios_bootup_values pp_atomfwctrl_get_voltage_table_v4 pp_atomfwctrl_is_voltage_controlled_by_gpio_v4 pp_display_clock_voltage_request pp_display_configuration_change pp_dpm_clk_default_attr_update pp_dpm_dcefclk_attr_update pp_dpm_dispatch_tasks pp_dpm_emit_clock_levels pp_dpm_force_clock_level pp_dpm_force_performance_level pp_dpm_fw_loading_complete pp_dpm_get_current_power_state pp_dpm_get_fan_control_mode pp_dpm_get_fan_speed_pwm pp_dpm_get_fan_speed_rpm pp_dpm_get_mclk pp_dpm_get_mclk_od pp_dpm_get_performance_level pp_dpm_get_pp_num_states pp_dpm_get_pp_table pp_dpm_get_sclk pp_dpm_get_sclk_od pp_dpm_get_vce_clock_state pp_dpm_load_fw pp_dpm_print_clock_levels pp_dpm_read_sensor pp_dpm_set_fan_control_mode pp_dpm_set_fan_speed_pwm pp_dpm_set_fan_speed_rpm pp_dpm_set_mclk_od pp_dpm_set_mp1_state pp_dpm_set_pp_table pp_dpm_set_sclk_od pp_dpm_switch_power_profile pp_early_init pp_enable_mgpu_fan_boost pp_get_asic_baco_capability pp_get_asic_baco_state pp_get_clock_by_type pp_get_clock_by_type_with_latency pp_get_clock_by_type_with_voltage pp_get_current_clocks pp_get_display_mode_validation_clocks pp_get_display_power_level pp_get_gpu_metrics pp_get_power_limit pp_get_power_profile_mode pp_get_ppfeature_status pp_get_prv_buffer_details pp_gfx_state_change_set pp_hw_fini pp_hw_init pp_is_idle pp_late_fini pp_late_init pp_notify_smu_enable_pwe pp_nv_get_maximum_sustainable_clocks pp_nv_get_uclk_dpm_states pp_nv_set_display_count pp_nv_set_hard_min_dcefclk_by_freq pp_nv_set_hard_min_uclk_by_freq pp_nv_set_min_deep_sleep_dcfclk pp_nv_set_pstate_handshake_support pp_nv_set_voltage_by_freq pp_nv_set_wm_ranges pp_od_clk_voltage_attr_update pp_odn_edit_dpm_table pp_override_get_default_fuse_value pp_pm_compute_clocks pp_resume pp_rn_get_dpm_clock_table pp_rn_set_wm_ranges pp_rv_set_active_display_count pp_rv_set_hard_min_dcefclk_by_freq pp_rv_set_hard_min_fclk_by_freq pp_rv_set_min_deep_sleep_dcfclk pp_rv_set_pme_wa_enable pp_rv_set_wm_ranges pp_set_active_display_count pp_set_asic_baco_state pp_set_clockgating_by_smu pp_set_clockgating_state pp_set_df_cstate pp_set_fine_grain_clk_vol pp_set_hard_min_dcefclk_by_freq pp_set_hard_min_fclk_by_freq pp_set_min_deep_sleep_dcefclk pp_set_power_limit pp_set_power_profile_mode pp_set_powergating_by_smu pp_set_powergating_state pp_set_ppfeature_status pp_set_watermarks_for_clocks_ranges pp_set_xgmi_pstate pp_smu_i2c_bus_access pp_suspend pp_sw_fini pp_sw_init pp_swctf_delayed_work_handler pp_tables_get_entry pp_tables_get_num_of_entries pp_tables_get_response_times pp_tables_initialize pp_tables_uninitialize pp_tables_v1_0_initialize pp_tables_v1_0_uninitialize pqm_clean_queue_resource pqm_create_queue pqm_debugfs_mqds pqm_destroy_queue pqm_get_queue_checkpoint_info pqm_get_queue_snapshot pqm_get_user_queue pqm_get_wave_state pqm_init pqm_set_gws pqm_uninit pqm_update_mqd pqm_update_queue_properties pre_validate_dsc precompute_de_pq precompute_pq prep_ta_mem_context print__data_rq_dlg_params_st print__data_rq_misc_params_st print__data_rq_regs_st print__data_rq_sizing_params_st print__dlg_regs_st print__dlg_sys_params_st print__rq_params_st print__rq_regs_st print__ttu_regs_st print_queue print_queue_properties process_output process_rxstatus process_termination_cpsch process_termination_nocpsch process_update_pds program_bit_depth_reduction program_clock_v5 program_clock_v6 program_color_matrix program_cursor_attributes program_cursor_position program_grph_pixel_format program_hpd_filter program_pri_addr program_pwl program_sh_mem_settings_v10_3 program_sh_mem_settings_v11 program_size_and_rotation program_surface_flip_and_addr program_timing_sync program_trap_handler_settings_v10_3 psm_adjust_power_state_dynamic psm_fini_power_state_table psm_init_power_state_table psm_set_boot_states psm_set_performance_states psm_set_states psm_set_user_performance_state psp_asd_initialize psp_boot_config_set psp_cmd_submit_buf psp_config_sq_perfmon psp_copy_fw psp_dtm_initialize psp_dtm_invoke psp_early_init psp_execute_ip_fw_load psp_free_shared_bufs psp_get_fw_attestation_records_addr psp_get_runtime_db_entry psp_gpu_reset psp_hdcp_initialize psp_hdcp_invoke psp_hw_fini psp_hw_init psp_hw_start psp_init_asd_microcode psp_init_cap_microcode psp_init_sos_microcode psp_init_ta_microcode psp_init_toc_microcode psp_load_fw psp_load_fw_list psp_load_non_psp_fw psp_load_smu_fw psp_memory_partition psp_prep_securedisplay_cmd_buf psp_rap_initialize psp_rap_invoke psp_ras_enable_features psp_ras_initialize psp_ras_invoke psp_ras_query_address psp_ras_send_cmd psp_ras_terminate psp_ras_trigger_error psp_reg_program psp_resume psp_ring_cmd_submit psp_rl_load psp_rlc_autoload_start psp_securedisplay_initialize psp_securedisplay_invoke psp_securedisplay_parse_resp_status psp_set_clockgating_state psp_set_powergating_state psp_set_srm psp_spatial_partition psp_suspend psp_sw_fini psp_sw_init psp_ta_free_shared_buf psp_ta_init_shared_buf psp_ta_invoke psp_ta_load psp_ta_unload psp_tmr_unload psp_usbc_pd_fw_sysfs_read psp_usbc_pd_fw_sysfs_write psp_v10_0_init_microcode psp_v10_0_mode1_reset psp_v10_0_ring_create psp_v10_0_ring_destroy psp_v10_0_ring_get_wptr psp_v10_0_ring_set_wptr psp_v10_0_ring_stop psp_v10_0_set_psp_funcs psp_v11_0_8_ring_create psp_v11_0_8_ring_destroy psp_v11_0_8_ring_get_wptr psp_v11_0_8_ring_set_wptr psp_v11_0_8_ring_stop psp_v11_0_8_set_psp_funcs psp_v11_0_bootloader_load_component psp_v11_0_bootloader_load_kdb psp_v11_0_bootloader_load_sos psp_v11_0_bootloader_load_spl psp_v11_0_bootloader_load_sysdrv psp_v11_0_init_microcode psp_v11_0_load_usbc_pd_fw psp_v11_0_memory_training psp_v11_0_memory_training_send_msg psp_v11_0_mode1_reset psp_v11_0_read_usbc_pd_fw psp_v11_0_ring_create psp_v11_0_ring_destroy psp_v11_0_ring_get_wptr psp_v11_0_ring_set_wptr psp_v11_0_ring_stop psp_v11_0_set_psp_funcs psp_v12_0_bootloader_load_sos psp_v12_0_bootloader_load_sysdrv psp_v12_0_init_microcode psp_v12_0_mode1_reset psp_v12_0_reroute_ih psp_v12_0_ring_create psp_v12_0_ring_destroy psp_v12_0_ring_get_wptr psp_v12_0_ring_set_wptr psp_v12_0_ring_stop psp_v12_0_set_psp_funcs psp_v13_0_4_bootloader_load_component psp_v13_0_4_bootloader_load_dbg_drv psp_v13_0_4_bootloader_load_intf_drv psp_v13_0_4_bootloader_load_kdb psp_v13_0_4_bootloader_load_soc_drv psp_v13_0_4_bootloader_load_sos psp_v13_0_4_bootloader_load_spl psp_v13_0_4_bootloader_load_sysdrv psp_v13_0_4_init_microcode psp_v13_0_4_ring_create psp_v13_0_4_ring_destroy psp_v13_0_4_ring_get_wptr psp_v13_0_4_ring_set_wptr psp_v13_0_4_ring_stop psp_v13_0_4_set_psp_funcs psp_v13_0_bootloader_load_component psp_v13_0_bootloader_load_dbg_drv psp_v13_0_bootloader_load_intf_drv psp_v13_0_bootloader_load_kdb psp_v13_0_bootloader_load_ras_drv psp_v13_0_bootloader_load_soc_drv psp_v13_0_bootloader_load_sos psp_v13_0_bootloader_load_spdm_drv psp_v13_0_bootloader_load_spl psp_v13_0_bootloader_load_sysdrv psp_v13_0_exec_spi_cmd psp_v13_0_fatal_error_recovery_quirk psp_v13_0_get_ras_capability psp_v13_0_init_microcode psp_v13_0_is_aux_sos_load_required psp_v13_0_is_reload_needed psp_v13_0_load_usbc_pd_fw psp_v13_0_memory_training psp_v13_0_memory_training_send_msg psp_v13_0_read_usbc_pd_fw psp_v13_0_reg_program_no_ring psp_v13_0_ring_create psp_v13_0_ring_destroy psp_v13_0_ring_get_wptr psp_v13_0_ring_set_wptr psp_v13_0_ring_stop psp_v13_0_set_psp_funcs psp_v13_0_update_spirom psp_v13_0_vbflash_status psp_v13_0_wait_for_bootloader psp_v13_0_wait_for_bootloader_steady_state psp_v14_0_bootloader_load_component psp_v14_0_bootloader_load_dbg_drv psp_v14_0_bootloader_load_intf_drv psp_v14_0_bootloader_load_ipkeymgr_drv psp_v14_0_bootloader_load_kdb psp_v14_0_bootloader_load_ras_drv psp_v14_0_bootloader_load_soc_drv psp_v14_0_bootloader_load_sos psp_v14_0_bootloader_load_spl psp_v14_0_bootloader_load_sysdrv psp_v14_0_exec_spi_cmd psp_v14_0_init_microcode psp_v14_0_load_usbc_pd_fw psp_v14_0_memory_training psp_v14_0_memory_training_send_msg psp_v14_0_read_usbc_pd_fw psp_v14_0_ring_create psp_v14_0_ring_destroy psp_v14_0_ring_get_wptr psp_v14_0_ring_set_wptr psp_v14_0_ring_stop psp_v14_0_set_psp_funcs psp_v14_0_update_spirom psp_v14_0_vbflash_status psp_v3_1_bootloader_load_sos psp_v3_1_bootloader_load_sysdrv psp_v3_1_init_microcode psp_v3_1_mode1_reset psp_v3_1_reroute_ih psp_v3_1_ring_create psp_v3_1_ring_destroy psp_v3_1_ring_get_wptr psp_v3_1_ring_set_wptr psp_v3_1_ring_stop psp_v3_1_set_psp_funcs psp_v3_1_smu_reload_quirk psp_wait_for psp_wait_for_spirom_update psp_xgmi_get_hive_id psp_xgmi_get_node_id psp_xgmi_get_topology_info psp_xgmi_initialize psp_xgmi_invoke psp_xgmi_set_topology_info psp_xgmi_terminate psr_capability_open psr_capability_show psr_fops_open psr_get psr_read_residency psr_residency_fops_open psr_su_set_dsc_slice_height push_error_status put_obj query_dp_dual_mode_adaptor query_hdcp_capability query_hpd_status ras_err_info_cmp read_and_intersect_post_frl_lt_status read_h_prime read_indirect_azalia_reg read_is_mst_supported read_ksv_list read_pairing_info_and_validate_h_prime read_scdc_data recalculate_params recource_find_free_pipe_not_used_in_cur_res_ctx recource_find_free_pipe_used_as_otg_master_in_cur_res_ctx reduce_fraction reduce_link_rate reg_sequence_start_execute reg_sequence_start_gather reg_sequence_wait_done regamma_config_regions_and_segments register_hpd_handlers release_debug_trap_vmid remove_all_kfd_queues_mes remove_display_from_topology_v2 remove_display_from_topology_v3 remove_queue_mes renior_set_dpm_profile_freq renoir_dpm_set_jpeg_enable renoir_dpm_set_vcn_enable renoir_force_clk_levels renoir_force_dpm_limit_value renoir_get_current_power_state renoir_get_dpm_clock_table renoir_get_dpm_ultimate_freq renoir_get_enabled_mask renoir_get_gpu_metrics renoir_get_power_profile_mode renoir_get_smu_metrics_data renoir_gfx_state_change_set renoir_init_smc_tables renoir_is_dpm_running renoir_od_edit_dpm_table renoir_print_clk_levels renoir_read_sensor renoir_set_fine_grain_gfx_freq_parameters renoir_set_performance_level renoir_set_power_profile_mode renoir_set_ppt_funcs renoir_set_watermarks_table repeater_training_done replay_capability_open replay_capability_show replay_state_fops_open requires_fixed_vs_pe_retimer_dio_link_hwss requires_fixed_vs_pe_retimer_hpo_link_hwss reserve_bo_and_cond_vms reserve_bo_and_vm reserve_debug_trap_vmid reset_authentication reset_bw_alloc_struct reset_connection reset_dio_stream_encoder reset_freesync_config_for_crtc reset_hpo_dp_stream_encoder reset_hung_queues_sdma reset_lb_on_vblank reset_queues_cpsch reset_queues_on_hws_hang reset_replay_dsync_error_count reset_sync_context_for_pipe reset_syncd_pipes_from_disabled_pipes resource_add_otg_master_for_stream_output resource_append_dpp_pipes_for_plane_composition resource_are_streams_timing_synchronizable resource_are_vblanks_synchronizable resource_build_bit_depth_reduction_params resource_build_info_frame resource_build_scaling_params resource_build_scaling_params_for_context resource_build_test_pattern_params resource_calculate_det_for_stream resource_can_pipe_disable_cursor resource_construct resource_find_any_free_pipe resource_find_free_pipe_used_as_cur_sec_dpp resource_find_free_pipe_used_as_cur_sec_dpp_in_mpcc_combine resource_find_free_pipe_used_as_sec_opp_head_by_cur_otg_master resource_find_free_pipe_used_in_cur_mpc_blending_tree resource_find_free_secondary_pipe_legacy resource_find_used_clk_src_for_sharing resource_get_clock_source_reference resource_get_dpp_pipes_for_opp_head resource_get_dpp_pipes_for_plane resource_get_dscl_prog_data resource_get_mpc_slice_count resource_get_mpc_slice_index resource_get_odm_slice_count resource_get_odm_slice_dst_rect resource_get_odm_slice_dst_width resource_get_odm_slice_index resource_get_odm_slice_src_rect resource_get_opp_head resource_get_opp_heads_for_otg_master resource_get_otg_master resource_get_otg_master_for_stream resource_get_primary_dpp_pipe resource_init_common_dml2_callbacks resource_is_hpo_acquired resource_is_odm_topology_changed resource_is_pipe_topology_changed resource_is_pipe_type resource_log_pipe resource_log_pipe_for_stream resource_log_pipe_topology_update resource_map_clock_resources resource_map_phy_clock_resources resource_map_pool_resources resource_parse_asic_id resource_pixel_format_to_bpp resource_reference_clock_source resource_remove_dpp_pipes_for_plane_composition resource_remove_otg_master_for_stream_output resource_transmitter_to_phy_idx resource_unreference_clock_source resource_update_pipes_for_plane_with_slice_count resource_update_pipes_for_stream_with_slice_count restore_mqd_sdma restore_mqd_v9_4_3 restore_planes_and_stream_state restore_process_helper restore_process_queues_cpsch restore_process_queues_nocpsch restore_process_worker resume_all_queues_mes resume_mst_branch_status retrieve_cable_id retrieve_dmi_info retrieve_link_cap rn_are_clock_states_equal rn_clk_mgr_construct rn_dump_clk_registers rn_enable_pme_wa rn_get_active_display_cnt_wa rn_init_clocks rn_notify_link_rate_change rn_notify_wm_ranges rn_set_low_power_state rn_update_clocks rn_update_clocks_update_dpp_dto rn_vbios_smu_enable_48mhz_tmdp_refclk_pwrdwn rn_vbios_smu_enable_pme_wa rn_vbios_smu_get_smu_version rn_vbios_smu_is_periodic_retraining_disabled rn_vbios_smu_send_msg_with_param rn_vbios_smu_set_dcn_low_power_state rn_vbios_smu_set_dispclk rn_vbios_smu_set_dppclk rn_vbios_smu_set_dprefclk rn_vbios_smu_set_hard_min_dcfclk rn_vbios_smu_set_min_deep_sleep_dcfclk rn_vbios_smu_set_phyclk runtime_disable runtime_enable rv1_clk_mgr_construct rv1_enable_pme_wa rv1_init_clocks rv1_update_clocks rv1_vbios_smu_send_msg_with_param rv1_vbios_smu_set_dispclk rv1_vbios_smu_set_dprefclk rv2_clk_mgr_construct s3_handle_hdmi_cec s3_handle_mst scale_gamma scale_gamma_dx scaler_settings_calculation schedule_deferred_list_work schedule_hpd_rx_offload_work sdma_v2_4_early_init sdma_v2_4_emit_copy_buffer sdma_v2_4_emit_fill_buffer sdma_v2_4_enable sdma_v2_4_gfx_resume sdma_v2_4_hw_fini sdma_v2_4_hw_init sdma_v2_4_is_idle sdma_v2_4_process_illegal_inst_irq sdma_v2_4_process_trap_irq sdma_v2_4_resume sdma_v2_4_ring_emit_fence sdma_v2_4_ring_emit_hdp_flush sdma_v2_4_ring_emit_ib sdma_v2_4_ring_emit_pipeline_sync sdma_v2_4_ring_emit_vm_flush sdma_v2_4_ring_emit_wreg sdma_v2_4_ring_get_rptr sdma_v2_4_ring_get_wptr sdma_v2_4_ring_insert_nop sdma_v2_4_ring_pad_ib sdma_v2_4_ring_set_wptr sdma_v2_4_ring_test_ib sdma_v2_4_ring_test_ring sdma_v2_4_set_clockgating_state sdma_v2_4_set_powergating_state sdma_v2_4_set_trap_irq_state sdma_v2_4_soft_reset sdma_v2_4_suspend sdma_v2_4_sw_fini sdma_v2_4_sw_init sdma_v2_4_vm_copy_pte sdma_v2_4_vm_set_pte_pde sdma_v2_4_vm_write_pte sdma_v2_4_wait_for_idle sdma_v3_0_check_soft_reset sdma_v3_0_ctx_switch_enable sdma_v3_0_early_init sdma_v3_0_emit_copy_buffer sdma_v3_0_emit_fill_buffer sdma_v3_0_enable sdma_v3_0_get_clockgating_state sdma_v3_0_gfx_resume sdma_v3_0_hw_fini sdma_v3_0_hw_init sdma_v3_0_is_idle sdma_v3_0_post_soft_reset sdma_v3_0_pre_soft_reset sdma_v3_0_process_illegal_inst_irq sdma_v3_0_process_trap_irq sdma_v3_0_resume sdma_v3_0_ring_emit_fence sdma_v3_0_ring_emit_hdp_flush sdma_v3_0_ring_emit_ib sdma_v3_0_ring_emit_pipeline_sync sdma_v3_0_ring_emit_vm_flush sdma_v3_0_ring_emit_wreg sdma_v3_0_ring_get_rptr sdma_v3_0_ring_get_wptr sdma_v3_0_ring_insert_nop sdma_v3_0_ring_pad_ib sdma_v3_0_ring_set_wptr sdma_v3_0_ring_test_ib sdma_v3_0_ring_test_ring sdma_v3_0_set_clockgating_state sdma_v3_0_set_powergating_state sdma_v3_0_set_trap_irq_state sdma_v3_0_soft_reset sdma_v3_0_suspend sdma_v3_0_sw_fini sdma_v3_0_sw_init sdma_v3_0_vm_copy_pte sdma_v3_0_vm_set_pte_pde sdma_v3_0_vm_write_pte sdma_v3_0_wait_for_idle sdma_v4_0_ctx_switch_enable sdma_v4_0_dump_ip_state sdma_v4_0_early_init sdma_v4_0_emit_copy_buffer sdma_v4_0_emit_fill_buffer sdma_v4_0_enable sdma_v4_0_get_clockgating_state sdma_v4_0_get_reg_offset sdma_v4_0_gfx_enable sdma_v4_0_gfx_resume sdma_v4_0_hw_fini sdma_v4_0_hw_init sdma_v4_0_init_golden_registers sdma_v4_0_is_idle sdma_v4_0_late_init sdma_v4_0_page_resume sdma_v4_0_page_ring_get_wptr sdma_v4_0_page_ring_set_wptr sdma_v4_0_print_ip_state sdma_v4_0_print_iv_entry sdma_v4_0_process_doorbell_invalid_irq sdma_v4_0_process_illegal_inst_irq sdma_v4_0_process_pool_timeout_irq sdma_v4_0_process_ras_data_cb sdma_v4_0_process_srbm_write_irq sdma_v4_0_process_trap_irq sdma_v4_0_process_vm_hole_irq sdma_v4_0_query_ras_error_count sdma_v4_0_reset_ras_error_count sdma_v4_0_resume sdma_v4_0_ring_emit_fence sdma_v4_0_ring_emit_hdp_flush sdma_v4_0_ring_emit_ib sdma_v4_0_ring_emit_pipeline_sync sdma_v4_0_ring_emit_reg_wait sdma_v4_0_ring_emit_vm_flush sdma_v4_0_ring_emit_wreg sdma_v4_0_ring_get_rptr sdma_v4_0_ring_get_wptr sdma_v4_0_ring_insert_nop sdma_v4_0_ring_pad_ib sdma_v4_0_ring_set_wptr sdma_v4_0_ring_test_ib sdma_v4_0_ring_test_ring sdma_v4_0_set_clockgating_state sdma_v4_0_set_ecc_irq_state sdma_v4_0_set_powergating_state sdma_v4_0_set_trap_irq_state sdma_v4_0_soft_reset sdma_v4_0_start sdma_v4_0_suspend sdma_v4_0_sw_fini sdma_v4_0_sw_init sdma_v4_0_vm_copy_pte sdma_v4_0_vm_set_pte_pde sdma_v4_0_vm_write_pte sdma_v4_0_wait_for_idle sdma_v4_1_update_power_gating sdma_v4_4_2_aca_bank_is_valid sdma_v4_4_2_aca_bank_parser sdma_v4_4_2_dump_ip_state sdma_v4_4_2_early_init sdma_v4_4_2_emit_copy_buffer sdma_v4_4_2_emit_fill_buffer sdma_v4_4_2_get_clockgating_state sdma_v4_4_2_gfx_resume sdma_v4_4_2_hw_fini sdma_v4_4_2_hw_init sdma_v4_4_2_inst_ctx_switch_enable sdma_v4_4_2_inst_enable sdma_v4_4_2_inst_gfx_stop sdma_v4_4_2_inst_init_golden_registers sdma_v4_4_2_inst_load_microcode sdma_v4_4_2_inst_page_stop sdma_v4_4_2_inst_start sdma_v4_4_2_inst_update_medium_grain_clock_gating sdma_v4_4_2_inst_update_medium_grain_light_sleep sdma_v4_4_2_irq_id_to_seq sdma_v4_4_2_is_idle sdma_v4_4_2_late_init sdma_v4_4_2_page_resume sdma_v4_4_2_page_ring_get_wptr sdma_v4_4_2_page_ring_is_guilty sdma_v4_4_2_page_ring_set_wptr sdma_v4_4_2_print_ip_state sdma_v4_4_2_print_iv_entry sdma_v4_4_2_process_ctxt_empty_irq sdma_v4_4_2_process_doorbell_invalid_irq sdma_v4_4_2_process_illegal_inst_irq sdma_v4_4_2_process_pool_timeout_irq sdma_v4_4_2_process_srbm_write_irq sdma_v4_4_2_process_trap_irq sdma_v4_4_2_process_vm_hole_irq sdma_v4_4_2_query_ras_error_count sdma_v4_4_2_ras_late_init sdma_v4_4_2_reset_queue sdma_v4_4_2_reset_ras_error_count sdma_v4_4_2_restore_queue sdma_v4_4_2_resume sdma_v4_4_2_ring_emit_fence sdma_v4_4_2_ring_emit_hdp_flush sdma_v4_4_2_ring_emit_ib sdma_v4_4_2_ring_emit_pipeline_sync sdma_v4_4_2_ring_emit_reg_wait sdma_v4_4_2_ring_emit_vm_flush sdma_v4_4_2_ring_emit_wreg sdma_v4_4_2_ring_get_rptr sdma_v4_4_2_ring_get_wptr sdma_v4_4_2_ring_insert_nop sdma_v4_4_2_ring_is_guilty sdma_v4_4_2_ring_pad_ib sdma_v4_4_2_ring_set_wptr sdma_v4_4_2_ring_test_ib sdma_v4_4_2_ring_test_ring sdma_v4_4_2_set_clockgating_state sdma_v4_4_2_set_ecc_irq_state sdma_v4_4_2_set_powergating_state sdma_v4_4_2_set_trap_irq_state sdma_v4_4_2_soft_reset sdma_v4_4_2_stop_queue sdma_v4_4_2_suspend sdma_v4_4_2_sw_fini sdma_v4_4_2_sw_init sdma_v4_4_2_vm_copy_pte sdma_v4_4_2_vm_set_pte_pde sdma_v4_4_2_vm_write_pte sdma_v4_4_2_wait_for_idle sdma_v4_4_2_xcp_resume sdma_v4_4_2_xcp_suspend sdma_v4_4_get_ras_error_count sdma_v4_4_get_reg_offset sdma_v4_4_query_ras_error_count sdma_v4_4_reset_ras_error_count sdma_v5_0_ctx_switch_enable sdma_v5_0_dump_ip_state sdma_v5_0_early_init sdma_v5_0_emit_copy_buffer sdma_v5_0_emit_fill_buffer sdma_v5_0_enable sdma_v5_0_get_clockgating_state sdma_v5_0_gfx_resume_instance sdma_v5_0_gfx_stop sdma_v5_0_hw_fini sdma_v5_0_hw_init sdma_v5_0_init_golden_registers sdma_v5_0_is_idle sdma_v5_0_mqd_init sdma_v5_0_print_ip_state sdma_v5_0_process_illegal_inst_irq sdma_v5_0_process_trap_irq sdma_v5_0_reset_queue sdma_v5_0_resume sdma_v5_0_ring_emit_fence sdma_v5_0_ring_emit_hdp_flush sdma_v5_0_ring_emit_ib sdma_v5_0_ring_emit_mem_sync sdma_v5_0_ring_emit_pipeline_sync sdma_v5_0_ring_emit_reg_wait sdma_v5_0_ring_emit_reg_write_reg_wait sdma_v5_0_ring_emit_vm_flush sdma_v5_0_ring_emit_wreg sdma_v5_0_ring_get_rptr sdma_v5_0_ring_get_wptr sdma_v5_0_ring_init_cond_exec sdma_v5_0_ring_insert_nop sdma_v5_0_ring_pad_ib sdma_v5_0_ring_preempt_ib sdma_v5_0_ring_set_wptr sdma_v5_0_ring_test_ib sdma_v5_0_ring_test_ring sdma_v5_0_set_clockgating_state sdma_v5_0_set_powergating_state sdma_v5_0_set_trap_irq_state sdma_v5_0_soft_reset sdma_v5_0_start sdma_v5_0_suspend sdma_v5_0_sw_fini sdma_v5_0_sw_init sdma_v5_0_vm_copy_pte sdma_v5_0_vm_set_pte_pde sdma_v5_0_vm_write_pte sdma_v5_0_wait_for_idle sdma_v5_2_ctx_switch_enable sdma_v5_2_dump_ip_state sdma_v5_2_early_init sdma_v5_2_emit_copy_buffer sdma_v5_2_emit_fill_buffer sdma_v5_2_enable sdma_v5_2_get_clockgating_state sdma_v5_2_gfx_resume_instance sdma_v5_2_gfx_stop sdma_v5_2_hw_fini sdma_v5_2_hw_init sdma_v5_2_is_idle sdma_v5_2_mqd_init sdma_v5_2_print_ip_state sdma_v5_2_process_illegal_inst_irq sdma_v5_2_process_trap_irq sdma_v5_2_reset_queue sdma_v5_2_resume sdma_v5_2_ring_begin_use sdma_v5_2_ring_emit_fence sdma_v5_2_ring_emit_hdp_flush sdma_v5_2_ring_emit_ib sdma_v5_2_ring_emit_mem_sync sdma_v5_2_ring_emit_pipeline_sync sdma_v5_2_ring_emit_reg_wait sdma_v5_2_ring_emit_reg_write_reg_wait sdma_v5_2_ring_emit_vm_flush sdma_v5_2_ring_emit_wreg sdma_v5_2_ring_end_use sdma_v5_2_ring_get_rptr sdma_v5_2_ring_get_wptr sdma_v5_2_ring_init_cond_exec sdma_v5_2_ring_insert_nop sdma_v5_2_ring_pad_ib sdma_v5_2_ring_preempt_ib sdma_v5_2_ring_set_wptr sdma_v5_2_ring_test_ib sdma_v5_2_ring_test_ring sdma_v5_2_set_clockgating_state sdma_v5_2_set_powergating_state sdma_v5_2_set_trap_irq_state sdma_v5_2_soft_reset sdma_v5_2_start sdma_v5_2_suspend sdma_v5_2_sw_fini sdma_v5_2_sw_init sdma_v5_2_update_medium_grain_clock_gating sdma_v5_2_update_medium_grain_light_sleep sdma_v5_2_vm_copy_pte sdma_v5_2_vm_set_pte_pde sdma_v5_2_vm_write_pte sdma_v5_2_wait_for_idle sdma_v6_0_check_soft_reset sdma_v6_0_ctxempty_int_enable sdma_v6_0_dump_ip_state sdma_v6_0_early_init sdma_v6_0_emit_copy_buffer sdma_v6_0_emit_fill_buffer sdma_v6_0_enable sdma_v6_0_get_clockgating_state sdma_v6_0_gfx_resume_instance sdma_v6_0_gfx_stop sdma_v6_0_hw_fini sdma_v6_0_hw_init sdma_v6_0_is_idle sdma_v6_0_load_microcode sdma_v6_0_mqd_init sdma_v6_0_print_ip_state sdma_v6_0_process_illegal_inst_irq sdma_v6_0_process_trap_irq sdma_v6_0_reset_queue sdma_v6_0_resume sdma_v6_0_ring_emit_fence sdma_v6_0_ring_emit_hdp_flush sdma_v6_0_ring_emit_ib sdma_v6_0_ring_emit_mem_sync sdma_v6_0_ring_emit_pipeline_sync sdma_v6_0_ring_emit_reg_wait sdma_v6_0_ring_emit_reg_write_reg_wait sdma_v6_0_ring_emit_vm_flush sdma_v6_0_ring_emit_wreg sdma_v6_0_ring_get_rptr sdma_v6_0_ring_get_wptr sdma_v6_0_ring_init_cond_exec sdma_v6_0_ring_insert_nop sdma_v6_0_ring_pad_ib sdma_v6_0_ring_preempt_ib sdma_v6_0_ring_set_wptr sdma_v6_0_ring_test_ib sdma_v6_0_ring_test_ring sdma_v6_0_set_clockgating_state sdma_v6_0_set_powergating_state sdma_v6_0_set_trap_irq_state sdma_v6_0_soft_reset sdma_v6_0_start sdma_v6_0_suspend sdma_v6_0_sw_fini sdma_v6_0_sw_init sdma_v6_0_vm_copy_pte sdma_v6_0_vm_set_pte_pde sdma_v6_0_vm_write_pte sdma_v6_0_wait_for_idle sdma_v7_0_check_soft_reset sdma_v7_0_dump_ip_state sdma_v7_0_early_init sdma_v7_0_emit_copy_buffer sdma_v7_0_emit_fill_buffer sdma_v7_0_enable sdma_v7_0_get_clockgating_state sdma_v7_0_gfx_resume_instance sdma_v7_0_gfx_stop sdma_v7_0_hw_fini sdma_v7_0_hw_init sdma_v7_0_is_idle sdma_v7_0_load_microcode sdma_v7_0_mqd_init sdma_v7_0_print_ip_state sdma_v7_0_process_illegal_inst_irq sdma_v7_0_process_trap_irq sdma_v7_0_reset_queue sdma_v7_0_resume sdma_v7_0_ring_emit_fence sdma_v7_0_ring_emit_hdp_flush sdma_v7_0_ring_emit_ib sdma_v7_0_ring_emit_mem_sync sdma_v7_0_ring_emit_pipeline_sync sdma_v7_0_ring_emit_reg_wait sdma_v7_0_ring_emit_reg_write_reg_wait sdma_v7_0_ring_emit_vm_flush sdma_v7_0_ring_emit_wreg sdma_v7_0_ring_get_rptr sdma_v7_0_ring_get_wptr sdma_v7_0_ring_init_cond_exec sdma_v7_0_ring_insert_nop sdma_v7_0_ring_pad_ib sdma_v7_0_ring_preempt_ib sdma_v7_0_ring_set_wptr sdma_v7_0_ring_test_ib sdma_v7_0_ring_test_ring sdma_v7_0_set_clockgating_state sdma_v7_0_set_powergating_state sdma_v7_0_set_trap_irq_state sdma_v7_0_soft_reset sdma_v7_0_start sdma_v7_0_suspend sdma_v7_0_sw_fini sdma_v7_0_sw_init sdma_v7_0_vm_copy_pte sdma_v7_0_vm_set_pte_pde sdma_v7_0_vm_write_pte sdma_v7_0_wait_for_idle send_ake_init send_exception_work_handler send_stream_management seq_reg_dump set_barrier_auto_waitcnt set_cache_memory_policy_cik set_cache_memory_policy_v10 set_cache_memory_policy_v11 set_cache_memory_policy_v12 set_cache_memory_policy_v9 set_cache_memory_policy_vi set_calculate_prefetch_schedule_params set_crtc_test_pattern set_crtc_timing_v1 set_crtc_using_dtd_timing_v3 set_dce_clock_v2_1 set_ddc_transaction_type set_default_brightness_aux set_dio_dp_lane_settings set_dio_dp_link_test_pattern set_dio_dpia_lane_settings set_dio_dpia_link_test_pattern set_dio_fixed_vs_pe_retimer_dp_link_test_pattern set_dio_fixed_vs_pe_retimer_dp_link_test_pattern_override set_dio_throttled_vcp_size set_dongle_type set_drr_and_clear_adjust_pending set_dsc_configs_from_fairness_vars set_event set_event_from_interrupt set_hpo_dp_hblank_min_symbol_width set_hpo_dp_lane_settings set_hpo_dp_link_test_pattern set_hpo_dp_throttled_vcp_size set_hpo_fixed_vs_pe_retimer_dp_lane_settings set_hpo_fixed_vs_pe_retimer_dp_link_test_pattern set_p_state_switch_method set_pasid_vmid_mapping_v10_3 set_pasid_vmid_mapping_v11 set_pixel_clock_fallback set_pixel_clock_v3 set_pixel_clock_v5 set_pixel_clock_v6 set_pixel_clock_v7 set_pixel_encoding set_queue_as_reset set_queue_properties_from_user set_queue_snapshot_entry set_replay_coasting_vtotal set_replay_defer_update_coasting_vtotal set_replay_low_rr_full_screen_video_src_vtotal set_sched_resources set_spatial_dither set_state_id set_temporal_dither set_truncation set_vm_context_page_table_base_v10_3 set_vm_context_page_table_base_v11 setup_dio_audio_output setup_dio_stream_attribute setup_dio_stream_encoder setup_display_config setup_dsc_config setup_engine setup_hpo_dp_audio_output setup_hpo_dp_stream_attribute setup_hpo_dp_stream_encoder setup_scaling_configuration setup_unoptimized_display_config_with_meta setup_x_points_distribution should_apply_odm_power_optimization should_reset_plane should_use_dmub_lock show_asd_fw_version show_ce_fw_version show_dmcu_fw_version show_imu_fw_version show_mc_fw_version show_me_fw_version show_mec2_fw_version show_mec_fw_version show_mes_fw_version show_mes_kiq_fw_version show_pfp_fw_version show_rlc_fw_version show_rlc_srlc_fw_version show_rlc_srlg_fw_version show_rlc_srls_fw_version show_sdma2_fw_version show_sdma_fw_version show_smc_fw_version show_sos_fw_version show_ta_ras_fw_version show_ta_xgmi_fw_version show_uvd_fw_version show_vce_fw_version show_vcn_fw_version sienna_cichlid_async_reset sienna_cichlid_baco_enter sienna_cichlid_baco_exit sienna_cichlid_display_config_changed sienna_cichlid_display_disable_memory_clock_switch sienna_cichlid_dpm_set_jpeg_enable sienna_cichlid_dpm_set_vcn_enable sienna_cichlid_dump_od_table sienna_cichlid_enable_mgpu_fan_boost sienna_cichlid_force_clk_levels sienna_cichlid_get_allowed_feature_mask sienna_cichlid_get_default_config_table_settings sienna_cichlid_get_dpm_ultimate_freq sienna_cichlid_get_ecc_info sienna_cichlid_get_fan_parameters sienna_cichlid_get_fan_speed_rpm sienna_cichlid_get_gpu_metrics sienna_cichlid_get_power_limit sienna_cichlid_get_power_profile_mode sienna_cichlid_get_reset_handler sienna_cichlid_get_smartshift_power_percentage sienna_cichlid_get_smu_metrics_data sienna_cichlid_get_thermal_temperature_range sienna_cichlid_get_throttler_status_locked sienna_cichlid_get_uclk_dpm_states sienna_cichlid_get_unique_id sienna_cichlid_gpo_control sienna_cichlid_i2c_control_fini sienna_cichlid_i2c_control_init sienna_cichlid_i2c_func sienna_cichlid_i2c_xfer sienna_cichlid_init_smc_tables sienna_cichlid_is_dpm_running sienna_cichlid_is_mode1_reset_supported sienna_cichlid_is_mode2_reset_supported sienna_cichlid_mode2_perform_reset sienna_cichlid_mode2_prepare_hwcontext sienna_cichlid_mode2_restore_hwcontext sienna_cichlid_mode2_restore_ip sienna_cichlid_notify_smc_display_config sienna_cichlid_od_edit_dpm_table sienna_cichlid_od_setting_check_range sienna_cichlid_populate_umd_state_clk sienna_cichlid_pre_display_config_changed sienna_cichlid_print_clk_levels sienna_cichlid_read_sensor sienna_cichlid_reset_fini sienna_cichlid_reset_init sienna_cichlid_restore_user_od_settings sienna_cichlid_run_btc sienna_cichlid_set_config_table sienna_cichlid_set_default_dpm_table sienna_cichlid_set_default_od_settings sienna_cichlid_set_mp1_state sienna_cichlid_set_power_profile_mode sienna_cichlid_set_power_profile_mode_coeff sienna_cichlid_set_ppt_funcs sienna_cichlid_set_watermarks_table sienna_cichlid_setup_pptable sienna_cichlid_stb_get_data_direct sienna_cichlid_system_features_control sienna_cichlid_update_pcie_parameters signal_eviction_fence skip_detection_link_training_fops_open skip_detection_link_training_get skip_detection_link_training_set smu10_apply_state_adjust_rules smu10_asic_reset smu10_copy_table_from_smc smu10_copy_table_to_smc smu10_disable_dpm_tasks smu10_display_clock_voltage_request smu10_dpm_force_dpm_level smu10_dpm_get_mclk smu10_dpm_get_num_of_pp_table_entries smu10_dpm_get_pp_table_entry smu10_dpm_get_pp_table_entry_callback smu10_dpm_get_sclk smu10_dpm_patch_boot_state smu10_enable_dpm_tasks smu10_force_clock_level smu10_get_clock_by_type_with_latency smu10_get_clock_by_type_with_voltage smu10_get_current_shallow_sleep_clocks smu10_get_dal_power_level smu10_get_max_high_clocks smu10_get_performance_level smu10_get_power_profile_mode smu10_get_power_state_size smu10_gfx_off_control smu10_gfx_state_change smu10_hwmgr_backend_fini smu10_hwmgr_backend_init smu10_init_function_pointers smu10_populate_clock_table smu10_power_off_asic smu10_powergate_mmhub smu10_powergate_sdma smu10_powergate_vcn smu10_print_clock_levels smu10_read_arg_from_smc smu10_read_sensor smu10_send_msg_to_smc smu10_send_msg_to_smc_with_parameter smu10_set_active_display_count smu10_set_cpu_power_state smu10_set_fine_grain_clk_vol smu10_set_hard_min_dcefclk_by_freq smu10_set_hard_min_fclk_by_freq smu10_set_hard_min_gfxclk_by_freq smu10_set_min_deep_sleep_dcefclk smu10_set_power_profile_mode smu10_set_power_state_tasks smu10_set_soft_max_gfxclk_by_freq smu10_set_watermarks_for_clocks_ranges smu10_setup_asic_task smu10_smc_table_manager smu10_smu_fini smu10_smu_init smu10_smus_notify_pwe smu10_start_smu smu10_store_cc6_data smu10_wait_for_response smu7_apply_state_adjust_rules smu7_avfs_control smu7_baco_get_state smu7_baco_set_state smu7_calculate_ro_range smu7_check_fw_load_finish smu7_check_smc_update_required_for_display_configuration smu7_check_states_equal smu7_complete_dependency_tables smu7_construct_voltage_tables smu7_convert_fw_type_to_cgs smu7_copy_and_switch_arb_sets smu7_copy_bytes_from_smc smu7_copy_bytes_to_smc smu7_disable_clock_power_gating smu7_disable_didt_config smu7_disable_dpm_tasks smu7_disable_power_containment smu7_disable_smc_cac smu7_display_configuration_changed_task smu7_dpm_get_mclk smu7_dpm_get_sclk smu7_dpm_patch_boot_state smu7_enable_didt smu7_enable_didt_config smu7_enable_dpm_tasks smu7_enable_power_containment smu7_enable_sclk_mclk_dpm smu7_enable_smc_cac smu7_fan_ctrl_get_fan_speed_info smu7_fan_ctrl_get_fan_speed_pwm smu7_fan_ctrl_get_fan_speed_rpm smu7_fan_ctrl_reset_fan_speed_to_default smu7_fan_ctrl_set_default_mode smu7_fan_ctrl_set_fan_speed_pwm smu7_fan_ctrl_set_fan_speed_rpm smu7_fan_ctrl_set_static_mode smu7_fan_ctrl_start_smc_fan_control smu7_fan_ctrl_stop_smc_fan_control smu7_force_clock_level smu7_force_dpm_level smu7_freeze_sclk_mclk_dpm smu7_get_argument smu7_get_bamaco_support smu7_get_clock_by_type smu7_get_clock_by_type_with_latency smu7_get_evv_voltages smu7_get_fan_control_mode smu7_get_gpu_power smu7_get_max_high_clocks smu7_get_mc_microcode_version smu7_get_mclk_od smu7_get_number_of_powerplay_table_entries smu7_get_performance_level smu7_get_power_profile_mode smu7_get_power_state_size smu7_get_pp_table_entry smu7_get_pp_table_entry_callback_func_v0 smu7_get_pp_table_entry_callback_func_v1 smu7_get_pp_table_entry_v0 smu7_get_pp_table_entry_v1 smu7_get_profiling_clk smu7_get_sclk_od smu7_get_sleep_divider_id_from_clock smu7_get_thermal_temperature_range smu7_hwmgr_backend_fini smu7_hwmgr_backend_init smu7_init smu7_init_dpm_defaults smu7_init_function_pointers smu7_is_smc_ram_running smu7_notify_cac_buffer_info smu7_notify_has_display smu7_notify_smc_display_config_after_ps_adjustment smu7_odn_edit_dpm_table smu7_patch_dependency_tables_with_leakage smu7_populate_and_upload_sclk_mclk_dpm_levels smu7_populate_single_firmware_entry smu7_populate_umdpstate_clocks smu7_power_control_set_level smu7_power_off_asic smu7_powergate_gfx smu7_powergate_uvd smu7_powergate_vce smu7_powerup_uvd smu7_print_clock_levels smu7_program_display_gap smu7_program_jump_on_start smu7_program_pt_config_registers smu7_read_clock_registers smu7_read_sensor smu7_read_smc_sram_dword smu7_register_irq_handlers smu7_reload_firmware smu7_request_smu_load_fw smu7_send_msg_to_smc smu7_send_msg_to_smc_offset smu7_send_msg_to_smc_with_parameter smu7_set_dpm_event_sources smu7_set_fan_control_mode smu7_set_max_fan_pwm_output smu7_set_max_fan_rpm_output smu7_set_mclk_od smu7_set_power_limit smu7_set_power_profile_mode smu7_set_power_state_tasks smu7_set_private_data_based_on_pptable_v0 smu7_set_private_data_based_on_pptable_v1 smu7_set_sclk_od smu7_set_smc_sram_address smu7_set_watermarks_for_clocks_ranges smu7_setup_asic_task smu7_setup_default_dpm_tables smu7_setup_default_pcie_table smu7_setup_dpm_tables_v0 smu7_setup_dpm_tables_v1 smu7_setup_pwr_virus smu7_smu_fini smu7_start_dpm smu7_start_thermal_controller smu7_stop_dpm smu7_thermal_ctrl_uninitialize_thermal_controller smu7_thermal_disable_alert smu7_thermal_get_temperature smu7_thermal_parameter_init smu7_thermal_stop_thermal_controller smu7_unfreeze_sclk_mclk_dpm smu7_update_clock_gatings smu7_upload_dpm_level_enable_mask smu7_upload_smc_firmware_data smu7_upload_smu_firmware_image smu7_write_smc_sram_dword smu8_apply_state_adjust_rules smu8_check_fw_load_finish smu8_disable_dpm_tasks smu8_download_pptable_settings smu8_dpm_force_dpm_level smu8_dpm_get_mclk smu8_dpm_get_num_of_pp_table_entries smu8_dpm_get_pp_table_entry smu8_dpm_get_pp_table_entry_callback smu8_dpm_get_sclk smu8_dpm_patch_boot_state smu8_dpm_powergate_acp smu8_dpm_powergate_uvd smu8_dpm_powergate_vce smu8_dpm_update_uvd_dpm smu8_enable_disable_uvd_dpm smu8_enable_disable_vce_dpm smu8_enable_dpm_tasks smu8_force_clock_level smu8_get_argument smu8_get_clock_by_type smu8_get_current_shallow_sleep_clocks smu8_get_dal_power_level smu8_get_max_high_clocks smu8_get_performance_level smu8_get_power_state_size smu8_get_system_info_data smu8_get_thermal_temperature_range smu8_hw_print_display_cfg smu8_hwmgr_backend_fini smu8_hwmgr_backend_init smu8_init_function_pointers smu8_is_dpm_running smu8_load_mec_firmware smu8_nbdpm_pstate_enable_disable smu8_notify_cac_buffer_info smu8_power_off_asic smu8_print_clock_levels smu8_read_sensor smu8_request_smu_load_fw smu8_send_msg_to_smc smu8_send_msg_to_smc_with_parameter smu8_set_cpu_power_state smu8_set_power_state_tasks smu8_setup_asic_task smu8_smu_construct_toc smu8_smu_fini smu8_smu_init smu8_smu_populate_single_scratch_task smu8_smu_populate_single_ucode_load_task smu8_start_smu smu8_store_cc6_data smu8_translate_firmware_enum_to_arg smu8_update_sclk_limit smu8_upload_pptable_settings smu8_upload_pptable_to_smu smu9_baco_get_state smu9_get_argument smu9_get_bamaco_support smu9_is_smc_ram_running smu9_register_irq_handlers smu9_send_msg_to_smc smu9_send_msg_to_smc_with_parameter smu9_wait_for_response smu_adjust_power_state_dynamic smu_atom_get_data_table smu_baco_set_state smu_bump_power_profile_mode smu_cmn_clk_dpm_is_enabled smu_cmn_disable_all_features_with_exception smu_cmn_feature_is_enabled smu_cmn_feature_is_supported smu_cmn_feature_set_enabled smu_cmn_feature_update_enable_state smu_cmn_generic_plpd_policy_desc smu_cmn_generic_soc_policy_desc smu_cmn_get_backend_workload_mask smu_cmn_get_combo_pptable smu_cmn_get_enabled_mask smu_cmn_get_indep_throttler_status smu_cmn_get_metrics_table smu_cmn_get_pp_feature_mask smu_cmn_get_smc_version smu_cmn_init_soft_gpu_metrics smu_cmn_is_audio_func_enabled smu_cmn_send_debug_smc_msg smu_cmn_send_debug_smc_msg_with_param smu_cmn_send_msg_without_waiting smu_cmn_send_smc_msg smu_cmn_send_smc_msg_with_param smu_cmn_set_mp1_state smu_cmn_set_pp_feature_mask smu_cmn_to_asic_specific_index smu_cmn_update_table smu_cmn_wait_for_response smu_cmn_write_pptable smu_cmn_write_watermarks_table smu_disable_dpms smu_display_clock_voltage_request smu_display_configuration_change smu_display_disable_memory_clock_switch smu_dpm_set_jpeg_enable smu_dpm_set_power_gate smu_dpm_set_vcn_enable smu_early_init smu_emit_ppclk_levels smu_enable_gfx_features smu_enable_mgpu_fan_boost smu_enable_umd_pstate smu_force_performance_level smu_force_ppclk_levels smu_force_smuclk_levels smu_get_apu_thermal_limit smu_get_baco_capability smu_get_clock_by_type_with_latency smu_get_current_power_state smu_get_dpm_clock_table smu_get_dpm_freq_range smu_get_ecc_info smu_get_entrycount_gfxoff smu_get_fan_control_mode smu_get_fan_speed_pwm smu_get_fan_speed_rpm smu_get_max_sustainable_clocks_by_dc smu_get_mclk smu_get_performance_level smu_get_pm_policy smu_get_pm_policy_info smu_get_power_limit smu_get_power_num_states smu_get_power_profile_mode smu_get_prv_buffer_details smu_get_residency_gfxoff smu_get_sclk smu_get_status_gfxoff smu_get_uclk_dpm_states smu_get_voltage_dependency_table_ppt_v1 smu_gfx_state_change_set smu_handle_dpm_task smu_handle_task smu_hw_fini smu_hw_init smu_interrupt_work_fn smu_late_fini smu_late_init smu_load_microcode smu_mode1_reset smu_mode1_reset_is_support smu_mode2_reset smu_mode2_reset_is_support smu_od_edit_dpm_table smu_pause_power_profile smu_print_ppclk_levels smu_read_sensor smu_reset_sdma smu_reset_sdma_is_supported smu_restore_dpm_user_profile smu_resume smu_send_hbm_bad_channel_flag smu_send_hbm_bad_pages_num smu_send_rma_reason smu_set_ac_dc smu_set_apu_thermal_limit smu_set_clockgating_state smu_set_deep_sleep_dcefclk smu_set_default_dpm_table smu_set_df_cstate smu_set_display_count smu_set_fan_control_mode smu_set_fan_speed_pwm smu_set_fan_speed_rpm smu_set_funcs smu_set_gfx_cgpg smu_set_gfx_power_up_by_imu smu_set_mp1_state smu_set_pm_policy smu_set_power_limit smu_set_power_profile_mode smu_set_powergating_state smu_set_residency_gfxoff smu_set_soft_freq_range smu_set_watermarks_for_clock_ranges smu_set_watermarks_for_clocks_ranges smu_set_xgmi_pstate smu_smc_hw_cleanup smu_smc_hw_setup smu_smc_table_sw_fini smu_smc_table_sw_init smu_soc_policy_get_desc smu_start_smc_engine smu_stb_collect_info smu_stb_debugfs_open smu_stb_debugfs_read smu_stb_debugfs_release smu_suspend smu_sw_fini smu_sw_init smu_swctf_delayed_work_handler smu_switch_power_profile smu_sys_get_gpu_metrics smu_sys_get_pm_metrics smu_sys_get_pp_feature_mask smu_sys_get_pp_table smu_sys_set_pp_feature_mask smu_sys_set_pp_table smu_throttling_logging_work_fn smu_v11_0_auto_fan_control smu_v11_0_baco_enter smu_v11_0_baco_exit smu_v11_0_baco_get_state smu_v11_0_baco_set_armd3_sequence smu_v11_0_baco_set_state smu_v11_0_check_fw_status smu_v11_0_check_fw_version smu_v11_0_deep_sleep_control smu_v11_0_disable_thermal_alert smu_v11_0_display_clock_voltage_request smu_v11_0_enable_thermal_alert smu_v11_0_fini_microcode smu_v11_0_fini_power smu_v11_0_fini_smc_tables smu_v11_0_get_bamaco_support smu_v11_0_get_current_pcie_link_speed smu_v11_0_get_current_pcie_link_speed_level smu_v11_0_get_current_pcie_link_width smu_v11_0_get_current_pcie_link_width_level smu_v11_0_get_current_power_limit smu_v11_0_get_dpm_freq_by_index smu_v11_0_get_dpm_level_count smu_v11_0_get_dpm_level_range smu_v11_0_get_dpm_ultimate_freq smu_v11_0_get_fan_control_mode smu_v11_0_get_fan_speed_pwm smu_v11_0_get_fan_speed_rpm smu_v11_0_get_gfx_vdd smu_v11_0_get_max_sustainable_clock smu_v11_0_get_max_sustainable_clocks_by_dc smu_v11_0_get_vbios_bootup_values smu_v11_0_gfx_off_control smu_v11_0_gfx_ulv_control smu_v11_0_handle_passthrough_sbr smu_v11_0_i2c_abort smu_v11_0_i2c_activity_done smu_v11_0_i2c_clear_status smu_v11_0_i2c_control_fini smu_v11_0_i2c_control_init smu_v11_0_i2c_enable smu_v11_0_i2c_fini smu_v11_0_i2c_func smu_v11_0_i2c_poll_tx_status smu_v11_0_i2c_receive smu_v11_0_i2c_set_address smu_v11_0_i2c_set_clock smu_v11_0_i2c_transmit smu_v11_0_i2c_xfer smu_v11_0_init_display_count smu_v11_0_init_max_sustainable_clocks smu_v11_0_init_microcode smu_v11_0_init_power smu_v11_0_init_smc_tables smu_v11_0_interrupt_work smu_v11_0_irq_process smu_v11_0_load_microcode smu_v11_0_mode1_reset smu_v11_0_notify_display_change smu_v11_0_notify_memory_pool_location smu_v11_0_register_irq_handler smu_v11_0_restore_user_od_settings smu_v11_0_set_allowed_mask smu_v11_0_set_azalia_d3_pme smu_v11_0_set_driver_table_location smu_v11_0_set_fan_control_mode smu_v11_0_set_fan_speed_pwm smu_v11_0_set_fan_speed_rpm smu_v11_0_set_hard_freq_limited_range smu_v11_0_set_irq_state smu_v11_0_set_min_deep_sleep_dcefclk smu_v11_0_set_performance_level smu_v11_0_set_power_limit smu_v11_0_set_power_source smu_v11_0_set_single_dpm_table smu_v11_0_set_smu_mailbox_registers smu_v11_0_set_soft_freq_limited_range smu_v11_0_set_tool_table_location smu_v11_0_set_xgmi_pstate smu_v11_0_setup_pptable smu_v11_0_system_features_control smu_v12_0_check_fw_status smu_v12_0_check_fw_version smu_v12_0_fini_smc_tables smu_v12_0_get_gfxoff_status smu_v12_0_get_vbios_bootup_values smu_v12_0_gfx_off_control smu_v12_0_mode2_reset smu_v12_0_powergate_sdma smu_v12_0_set_default_dpm_tables smu_v12_0_set_driver_table_location smu_v12_0_set_gfx_cgpg smu_v12_0_set_soft_freq_limited_range smu_v13_0_0_append_powerplay_table smu_v13_0_0_dump_od_table smu_v13_0_0_enable_gfx_features smu_v13_0_0_enable_mgpu_fan_boost smu_v13_0_0_force_clk_levels smu_v13_0_0_get_allowed_feature_mask smu_v13_0_0_get_dpm_ultimate_freq smu_v13_0_0_get_ecc_info smu_v13_0_0_get_fan_speed_pwm smu_v13_0_0_get_fan_speed_rpm smu_v13_0_0_get_gpu_metrics smu_v13_0_0_get_power_limit smu_v13_0_0_get_power_profile_mode smu_v13_0_0_get_smu_metrics_data smu_v13_0_0_get_thermal_temperature_range smu_v13_0_0_get_unique_id smu_v13_0_0_i2c_control_fini smu_v13_0_0_i2c_control_init smu_v13_0_0_i2c_func smu_v13_0_0_i2c_xfer smu_v13_0_0_init_smc_tables smu_v13_0_0_is_dpm_running smu_v13_0_0_is_mode1_reset_supported smu_v13_0_0_mode1_reset smu_v13_0_0_mode2_reset smu_v13_0_0_od_edit_dpm_table smu_v13_0_0_populate_umd_state_clk smu_v13_0_0_print_clk_levels smu_v13_0_0_read_sensor smu_v13_0_0_restore_user_od_settings smu_v13_0_0_send_bad_mem_channel_flag smu_v13_0_0_set_default_dpm_table smu_v13_0_0_set_default_od_settings smu_v13_0_0_set_df_cstate smu_v13_0_0_set_mp1_state smu_v13_0_0_set_power_limit smu_v13_0_0_set_power_profile_mode smu_v13_0_0_set_power_profile_mode_coeff smu_v13_0_0_set_ppt_funcs smu_v13_0_0_setup_pptable smu_v13_0_0_smu_send_bad_mem_page_num smu_v13_0_0_system_features_control smu_v13_0_0_wbrf_support_check smu_v13_0_10_async_reset smu_v13_0_10_get_reset_handler smu_v13_0_10_mode2_perform_reset smu_v13_0_10_mode2_prepare_hwcontext smu_v13_0_10_mode2_reset smu_v13_0_10_mode2_restore_hwcontext smu_v13_0_10_mode2_restore_ip smu_v13_0_10_reset_fini smu_v13_0_10_reset_init smu_v13_0_12_get_gpu_metrics smu_v13_0_12_get_max_metrics_size smu_v13_0_12_get_smu_metrics_data smu_v13_0_12_get_static_metrics_table smu_v13_0_12_is_dpm_running smu_v13_0_12_setup_driver_pptable smu_v13_0_4_clk_dpm_is_enabled smu_v13_0_4_fini_smc_tables smu_v13_0_4_force_clk_levels smu_v13_0_4_get_current_clk_freq smu_v13_0_4_get_dpm_ultimate_freq smu_v13_0_4_get_gpu_metrics smu_v13_0_4_get_smu_metrics_data smu_v13_0_4_init_smc_tables smu_v13_0_4_is_dpm_running smu_v13_0_4_mode2_reset smu_v13_0_4_print_clk_levels smu_v13_0_4_read_sensor smu_v13_0_4_set_fine_grain_gfx_freq_parameters smu_v13_0_4_set_performance_level smu_v13_0_4_set_ppt_funcs smu_v13_0_4_set_soft_freq_limited_range smu_v13_0_4_set_watermarks_table smu_v13_0_4_system_features_control smu_v13_0_5_clk_dpm_is_enabled smu_v13_0_5_dpm_set_jpeg_enable smu_v13_0_5_dpm_set_vcn_enable smu_v13_0_5_fini_smc_tables smu_v13_0_5_force_clk_levels smu_v13_0_5_get_current_clk_freq smu_v13_0_5_get_dpm_ultimate_freq smu_v13_0_5_get_gpu_metrics smu_v13_0_5_get_smu_metrics_data smu_v13_0_5_init_smc_tables smu_v13_0_5_is_dpm_running smu_v13_0_5_mode2_reset smu_v13_0_5_od_edit_dpm_table smu_v13_0_5_print_clk_levels smu_v13_0_5_read_sensor smu_v13_0_5_set_default_dpm_tables smu_v13_0_5_set_fine_grain_gfx_freq_parameters smu_v13_0_5_set_performance_level smu_v13_0_5_set_ppt_funcs smu_v13_0_5_set_soft_freq_limited_range smu_v13_0_5_set_watermarks_table smu_v13_0_5_system_features_control smu_v13_0_6_check_fw_status smu_v13_0_6_check_fw_version smu_v13_0_6_force_clk_levels smu_v13_0_6_get_allowed_feature_mask smu_v13_0_6_get_bamaco_support smu_v13_0_6_get_dpm_ultimate_freq smu_v13_0_6_get_enabled_mask smu_v13_0_6_get_gpu_metrics smu_v13_0_6_get_metrics_table smu_v13_0_6_get_pm_metrics smu_v13_0_6_get_power_limit smu_v13_0_6_get_smu_metrics_data smu_v13_0_6_get_thermal_temperature_range smu_v13_0_6_get_unique_id smu_v13_0_6_i2c_control_fini smu_v13_0_6_i2c_control_init smu_v13_0_6_i2c_func smu_v13_0_6_i2c_xfer smu_v13_0_6_init_caps smu_v13_0_6_init_microcode smu_v13_0_6_init_smc_tables smu_v13_0_6_irq_process smu_v13_0_6_is_dpm_running smu_v13_0_6_is_mode1_reset_supported smu_v13_0_6_is_mode2_reset_supported smu_v13_0_6_log_thermal_throttling_event smu_v13_0_6_mode1_reset smu_v13_0_6_mode2_reset smu_v13_0_6_populate_umd_state_clk smu_v13_0_6_print_clk_levels smu_v13_0_6_read_sensor smu_v13_0_6_register_irq_handler smu_v13_0_6_request_i2c_xfer smu_v13_0_6_reset_sdma smu_v13_0_6_reset_sdma_is_supported smu_v13_0_6_select_plpd_policy smu_v13_0_6_select_policy_soc_pstate smu_v13_0_6_send_rma_reason smu_v13_0_6_set_default_dpm_table smu_v13_0_6_set_irq_state smu_v13_0_6_set_performance_level smu_v13_0_6_set_power_limit smu_v13_0_6_set_ppt_funcs smu_v13_0_6_set_soft_freq_limited_range smu_v13_0_6_setup_driver_pptable smu_v13_0_6_setup_pptable smu_v13_0_6_smu_send_hbm_bad_page_num smu_v13_0_6_system_features_control smu_v13_0_6_upload_dpm_level smu_v13_0_6_usr_edit_dpm_table smu_v13_0_7_append_powerplay_table smu_v13_0_7_check_fw_status smu_v13_0_7_dump_od_table smu_v13_0_7_enable_mgpu_fan_boost smu_v13_0_7_force_clk_levels smu_v13_0_7_get_allowed_feature_mask smu_v13_0_7_get_dpm_ultimate_freq smu_v13_0_7_get_fan_speed_pwm smu_v13_0_7_get_fan_speed_rpm smu_v13_0_7_get_gpu_metrics smu_v13_0_7_get_power_limit smu_v13_0_7_get_power_profile_mode smu_v13_0_7_get_smu_metrics_data smu_v13_0_7_get_thermal_temperature_range smu_v13_0_7_init_smc_tables smu_v13_0_7_is_dpm_running smu_v13_0_7_is_mode1_reset_supported smu_v13_0_7_od_edit_dpm_table smu_v13_0_7_populate_umd_state_clk smu_v13_0_7_print_clk_levels smu_v13_0_7_read_sensor smu_v13_0_7_restore_user_od_settings smu_v13_0_7_set_default_dpm_table smu_v13_0_7_set_default_od_settings smu_v13_0_7_set_df_cstate smu_v13_0_7_set_mp1_state smu_v13_0_7_set_power_limit smu_v13_0_7_set_power_profile_mode smu_v13_0_7_set_power_profile_mode_coeff smu_v13_0_7_set_ppt_funcs smu_v13_0_7_setup_pptable smu_v13_0_7_wbrf_support_check smu_v13_0_auto_fan_control smu_v13_0_baco_enter smu_v13_0_baco_exit smu_v13_0_check_fw_status smu_v13_0_check_fw_version smu_v13_0_deep_sleep_control smu_v13_0_disable_pmfw_state smu_v13_0_disable_thermal_alert smu_v13_0_display_clock_voltage_request smu_v13_0_enable_thermal_alert smu_v13_0_enable_uclk_shadow smu_v13_0_fini_microcode smu_v13_0_fini_power smu_v13_0_fini_smc_tables smu_v13_0_get_bamaco_support smu_v13_0_get_boot_freq_by_index smu_v13_0_get_current_pcie_link_speed smu_v13_0_get_current_pcie_link_speed_level smu_v13_0_get_current_pcie_link_width smu_v13_0_get_current_pcie_link_width_level smu_v13_0_get_current_power_limit smu_v13_0_get_dpm_freq_by_index smu_v13_0_get_dpm_ultimate_freq smu_v13_0_get_fan_control_mode smu_v13_0_get_gfx_vdd smu_v13_0_get_max_sustainable_clock smu_v13_0_get_max_sustainable_clocks_by_dc smu_v13_0_get_pptable_from_firmware smu_v13_0_get_vbios_bootup_values smu_v13_0_gfx_off_control smu_v13_0_gfx_ulv_control smu_v13_0_gpo_control smu_v13_0_init_display_count smu_v13_0_init_max_sustainable_clocks smu_v13_0_init_microcode smu_v13_0_init_power smu_v13_0_init_pptable_microcode smu_v13_0_init_smc_tables smu_v13_0_interrupt_work smu_v13_0_irq_process smu_v13_0_load_microcode smu_v13_0_mode1_reset smu_v13_0_notify_display_change smu_v13_0_notify_memory_pool_location smu_v13_0_od_edit_dpm_table smu_v13_0_register_irq_handler smu_v13_0_reset_custom_level smu_v13_0_run_btc smu_v13_0_set_allowed_mask smu_v13_0_set_azalia_d3_pme smu_v13_0_set_default_dpm_tables smu_v13_0_set_driver_table_location smu_v13_0_set_fan_control_mode smu_v13_0_set_fan_speed_pwm smu_v13_0_set_fan_speed_rpm smu_v13_0_set_gfx_power_up_by_imu smu_v13_0_set_hard_freq_limited_range smu_v13_0_set_irq_state smu_v13_0_set_jpeg_enable smu_v13_0_set_min_deep_sleep_dcefclk smu_v13_0_set_performance_level smu_v13_0_set_power_limit smu_v13_0_set_power_source smu_v13_0_set_single_dpm_table smu_v13_0_set_smu_mailbox_registers smu_v13_0_set_soft_freq_limited_range smu_v13_0_set_tool_table_location smu_v13_0_set_vcn_enable smu_v13_0_set_wbrf_exclusion_ranges smu_v13_0_set_xgmi_pstate smu_v13_0_setup_pptable smu_v13_0_system_features_control smu_v13_0_update_pcie_parameters smu_v13_0_wait_for_event smu_v14_0_0_clk_dpm_is_enabled smu_v14_0_0_fini_smc_tables smu_v14_0_0_force_clk_levels smu_v14_0_0_get_current_clk_freq smu_v14_0_0_get_dpm_ultimate_freq smu_v14_0_0_get_gpu_metrics smu_v14_0_0_get_smu_metrics_data smu_v14_0_0_init_smc_tables smu_v14_0_0_is_dpm_running smu_v14_0_0_mode2_reset smu_v14_0_0_print_clk_levels smu_v14_0_0_read_sensor smu_v14_0_0_set_ppt_funcs smu_v14_0_0_set_soft_freq_limited_range smu_v14_0_0_set_umsch_mm_enable smu_v14_0_0_set_vpe_enable smu_v14_0_0_set_watermarks_table smu_v14_0_0_system_features_control smu_v14_0_1_get_dpm_ultimate_freq smu_v14_0_2_baco_enter smu_v14_0_2_baco_exit smu_v14_0_2_dump_od_table smu_v14_0_2_enable_gfx_features smu_v14_0_2_force_clk_levels smu_v14_0_2_get_allowed_feature_mask smu_v14_0_2_get_dpm_ultimate_freq smu_v14_0_2_get_fan_speed_pwm smu_v14_0_2_get_fan_speed_rpm smu_v14_0_2_get_gpu_metrics smu_v14_0_2_get_power_limit smu_v14_0_2_get_power_profile_mode smu_v14_0_2_get_smu_metrics_data smu_v14_0_2_get_thermal_temperature_range smu_v14_0_2_get_unique_id smu_v14_0_2_i2c_control_fini smu_v14_0_2_i2c_control_init smu_v14_0_2_i2c_func smu_v14_0_2_i2c_xfer smu_v14_0_2_init_smc_tables smu_v14_0_2_is_dpm_running smu_v14_0_2_is_mode1_reset_supported smu_v14_0_2_mode1_reset smu_v14_0_2_mode2_reset smu_v14_0_2_od_edit_dpm_table smu_v14_0_2_populate_umd_state_clk smu_v14_0_2_print_clk_levels smu_v14_0_2_read_sensor smu_v14_0_2_restore_user_od_settings smu_v14_0_2_set_default_dpm_table smu_v14_0_2_set_default_od_settings smu_v14_0_2_set_df_cstate smu_v14_0_2_set_mp1_state smu_v14_0_2_set_power_limit smu_v14_0_2_set_power_profile_mode smu_v14_0_2_set_power_profile_mode_coeff smu_v14_0_2_set_ppt_funcs smu_v14_0_2_setup_pptable smu_v14_0_2_update_pcie_parameters smu_v14_0_baco_enter smu_v14_0_baco_exit smu_v14_0_baco_get_state smu_v14_0_baco_set_armd3_sequence smu_v14_0_baco_set_state smu_v14_0_check_fw_status smu_v14_0_check_fw_version smu_v14_0_common_get_dpm_freq_by_index smu_v14_0_common_get_dpm_table smu_v14_0_common_get_dpm_ultimate_freq smu_v14_0_common_set_fine_grain_gfx_freq_parameters smu_v14_0_common_set_mall_enable smu_v14_0_common_set_performance_level smu_v14_0_deep_sleep_control smu_v14_0_disable_thermal_alert smu_v14_0_enable_thermal_alert smu_v14_0_fini_microcode smu_v14_0_fini_power smu_v14_0_fini_smc_tables smu_v14_0_get_bamaco_support smu_v14_0_get_current_power_limit smu_v14_0_get_dpm_ultimate_freq smu_v14_0_get_pptable_from_firmware smu_v14_0_get_vbios_bootup_values smu_v14_0_gfx_off_control smu_v14_0_gfx_ulv_control smu_v14_0_gpo_control smu_v14_0_init_microcode smu_v14_0_init_power smu_v14_0_init_pptable_microcode smu_v14_0_init_smc_tables smu_v14_0_irq_process smu_v14_0_load_microcode smu_v14_0_notify_display_change smu_v14_0_notify_memory_pool_location smu_v14_0_od_edit_dpm_table smu_v14_0_register_irq_handler smu_v14_0_run_btc smu_v14_0_set_allowed_mask smu_v14_0_set_default_dpm_tables smu_v14_0_set_driver_table_location smu_v14_0_set_gfx_power_up_by_imu smu_v14_0_set_hard_freq_limited_range smu_v14_0_set_irq_state smu_v14_0_set_jpeg_enable smu_v14_0_set_performance_level smu_v14_0_set_power_limit smu_v14_0_set_power_source smu_v14_0_set_single_dpm_table smu_v14_0_set_soft_freq_limited_range smu_v14_0_set_tool_table_location smu_v14_0_set_vcn_enable smu_v14_0_setup_pptable smu_v14_0_system_features_control smu_v14_0_wait_for_event smu_wait_for_event smu_wbrf_delayed_work_handler smu_wbrf_event_handler smu_write_watermarks_table smu_xgmi_plpd_policy_get_desc smuio_v11_0_6_get_clock_gating_state smuio_v11_0_6_get_rom_data_offset smuio_v11_0_6_get_rom_index_offset smuio_v11_0_6_update_rom_clock_gating smuio_v11_0_get_clock_gating_state smuio_v11_0_get_rom_data_offset smuio_v11_0_get_rom_index_offset smuio_v11_0_update_rom_clock_gating smuio_v13_0_3_get_die_id smuio_v13_0_3_get_pkg_type smuio_v13_0_3_get_socket_id smuio_v13_0_6_get_rom_data_offset smuio_v13_0_6_get_rom_index_offset smuio_v13_0_get_clock_gating_state smuio_v13_0_get_die_id smuio_v13_0_get_pkg_type smuio_v13_0_get_rom_data_offset smuio_v13_0_get_rom_index_offset smuio_v13_0_get_socket_id smuio_v13_0_is_host_gpu_xgmi_supported smuio_v13_0_update_rom_clock_gating smuio_v14_0_2_get_gpu_clock_counter smuio_v14_0_2_get_rom_data_offset smuio_v14_0_2_get_rom_index_offset smuio_v9_0_get_clock_gating_state smuio_v9_0_get_rom_data_offset smuio_v9_0_get_rom_index_offset smuio_v9_0_update_rom_clock_gating smum_download_powerplay_table smum_get_mac_definition smum_get_offsetof smum_init_smc_table smum_initialize_mc_reg_table smum_is_dpm_running smum_is_hw_avfs_present smum_populate_all_graphic_levels smum_populate_all_memory_levels smum_process_firmware_header smum_send_msg_to_smc smum_send_msg_to_smc_with_parameter smum_smc_table_manager smum_stop_smc smum_thermal_avfs_enable smum_thermal_setup_fan_table smum_update_dpm_settings smum_update_sclk_threshold smum_update_smc_table smum_upload_powerplay_table snprintf_count soc15_asic_reset soc15_asic_reset_method soc15_baco_program_registers soc15_common_early_init soc15_common_get_clockgating_state soc15_common_hw_fini soc15_common_hw_init soc15_common_is_idle soc15_common_late_init soc15_common_resume soc15_common_set_clockgating_state soc15_common_set_powergating_state soc15_common_suspend soc15_common_sw_fini soc15_common_sw_init soc15_didt_rreg soc15_didt_wreg soc15_gc_cac_rreg soc15_gc_cac_wreg soc15_get_config_memsize soc15_get_pcie_replay_count soc15_get_pcie_usage soc15_get_xclk soc15_grbm_select soc15_need_full_reset soc15_need_reset_on_init soc15_pre_asic_init soc15_program_register_sequence soc15_query_video_codecs soc15_read_disabled_bios soc15_read_register soc15_se_cac_rreg soc15_se_cac_wreg soc15_set_uvd_clocks soc15_set_vce_clocks soc15_set_virt_ops soc15_supports_baco soc15_update_drm_clock_gating soc15_update_drm_light_sleep soc15_uvd_ctx_rreg soc15_uvd_ctx_wreg soc21_asic_reset soc21_asic_reset_method soc21_common_early_init soc21_common_get_clockgating_state soc21_common_hw_fini soc21_common_hw_init soc21_common_is_idle soc21_common_late_init soc21_common_resume soc21_common_set_clockgating_state soc21_common_set_powergating_state soc21_common_suspend soc21_common_sw_init soc21_didt_rreg soc21_didt_wreg soc21_get_config_memsize soc21_get_xclk soc21_grbm_select soc21_init_doorbell_index soc21_need_full_reset soc21_need_reset_on_init soc21_pre_asic_init soc21_query_video_codecs soc21_read_disabled_bios soc21_read_register soc21_set_uvd_clocks soc21_set_vce_clocks soc21_update_umd_stable_pstate soc24_asic_reset soc24_asic_reset_method soc24_common_early_init soc24_common_get_clockgating_state soc24_common_hw_fini soc24_common_hw_init soc24_common_is_idle soc24_common_late_init soc24_common_resume soc24_common_set_clockgating_state soc24_common_set_powergating_state soc24_common_suspend soc24_common_sw_init soc24_get_config_memsize soc24_get_pcie_replay_count soc24_get_xclk soc24_grbm_select soc24_init_doorbell_index soc24_need_full_reset soc24_need_reset_on_init soc24_pre_asic_init soc24_query_video_codecs soc24_read_register soc24_update_umd_stable_pstate sort_pipes_for_splitting spl_build_custom_float spl_build_isharp_1dlut_from_reference_curve spl_calculate_c0_c3_hdr spl_calculate_init_and_vp spl_calculate_inits_and_viewports spl_calculate_recout spl_calculate_scaler_params spl_calculate_scaling_ratios spl_convert_to_custom_float_format spl_dscl_get_blur_scale_coeffs_64p spl_dscl_get_blur_scale_coeffs_64p_s1_10 spl_dscl_get_easf_filter_coeffs_64p spl_dscl_get_easf_filter_coeffs_64p_s1_10 spl_dscl_get_filter_coeffs_64p spl_fixed31_32_exp_from_taylor_series spl_fixpt_clamp_u0d10 spl_fixpt_clamp_u0d14 spl_fixpt_cos spl_fixpt_exp spl_fixpt_from_fraction spl_fixpt_from_int_dy spl_fixpt_from_ux_dy spl_fixpt_log spl_fixpt_mul spl_fixpt_recip spl_fixpt_s4d19 spl_fixpt_sin spl_fixpt_sinc spl_fixpt_sqr spl_fixpt_u0d19 spl_fixpt_u2d19 spl_fixpt_u3d19 spl_fixpt_u4d19 spl_get_3tap_dntilt_slope spl_get_3tap_dntilt_uptilt_offset spl_get_3tap_uptilt1_slope spl_get_3tap_uptilt2_offset spl_get_3tap_uptilt2_slope spl_get_3tap_uptilt_maxval spl_get_gainRing4 spl_get_gainRing6 spl_get_h_bf3_mode spl_get_number_of_taps spl_get_optimal_number_of_taps spl_get_pregen_filter_isharp_1D_lut spl_get_reducer_gain4 spl_get_reducer_gain6 spl_get_taps_non_adaptive_scaler spl_get_v_bf3_mode spl_set_blur_scale_data spl_set_filters_data spl_set_manual_ratio_init_data srm_data_read srm_data_write ss_bias_attr_update ss_power_attr_update start_clock_recovery_pattern_early start_cpsch start_nocpsch stop_cpsch stop_nocpsch stream_matches_drr_policy submit_aux_command subvp_drr_schedulable subvp_validate_static_schedulability supported_nps_configs_show supported_xcp_configs_show suspend_all_queues_mes suspend_resume_compute_scheduler svm_bo_ref_unless_zero svm_ioctl svm_migrate_addr_to_pfn svm_migrate_copy_memory_gart svm_migrate_copy_to_ram svm_migrate_gart_map svm_migrate_page_free svm_migrate_ram_to_vram svm_migrate_to_ram svm_migrate_to_vram svm_migrate_vma_to_ram svm_migrate_vma_to_vram svm_migrate_vram_to_ram svm_range_add svm_range_add_child svm_range_add_list_work svm_range_add_notifier_locked svm_range_add_to_svms svm_range_best_prefetch_location svm_range_best_restore_location svm_range_bo_release svm_range_bo_release_async svm_range_bo_unref_async svm_range_bo_validate svm_range_bo_wq_release svm_range_check_attr svm_range_check_vm svm_range_cpu_invalidate_pagetables svm_range_create_unregistered_range svm_range_debug_dump svm_range_deferred_list_work svm_range_dma_map_dev svm_range_dma_unmap svm_range_dma_unmap_dev svm_range_evict svm_range_evict_svm_bo_worker svm_range_free svm_range_from_addr svm_range_get_attr svm_range_get_info svm_range_get_node_by_id svm_range_get_pdd_by_node svm_range_get_range_boundaries svm_range_handle_list_op svm_range_is_same_attrs svm_range_is_valid svm_range_list_fini svm_range_list_init svm_range_list_lock_and_flush_work svm_range_map_to_gpu svm_range_map_to_gpus svm_range_new svm_range_remove_notifier svm_range_reserve_bos svm_range_restore_pages svm_range_restore_work svm_range_schedule_evict_svm_bo svm_range_set_attr svm_range_set_max_pages svm_range_split svm_range_split_adjust svm_range_split_new svm_range_switch_xnack_reserve_mem svm_range_unlink svm_range_unmap_from_cpu svm_range_unmap_from_gpus svm_range_unmap_split svm_range_update_notifier_and_interval_tree svm_range_validate_and_map svm_range_validate_svm_bo svm_range_vram_node_free svm_range_vram_node_new swizzle_mode_to_macro_tile_size sysprops_show ta_if_invoke_debugfs_write ta_if_load_debugfs_write ta_if_unload_debugfs_write target_backlight_open target_backlight_show to_amdgpu_amdkfd_fence to_dal_irq_source_dce110 to_dal_irq_source_dcn10 to_dal_irq_source_dcn20 to_dal_irq_source_dcn201 to_dal_irq_source_dcn21 to_dal_irq_source_dcn30 to_dal_irq_source_dcn302 to_dal_irq_source_dcn303 to_dal_irq_source_dcn31 to_dal_irq_source_dcn314 to_dal_irq_source_dcn315 to_dal_irq_source_dcn32 to_dal_irq_source_dcn35 to_dal_irq_source_dcn351 to_dal_irq_source_dcn36 to_dal_irq_source_dcn401 tonga_baco_set_state tonga_calculate_mclk_params tonga_convert_mc_reg_table_to_smc tonga_get_mac_definition tonga_get_offsetof tonga_ih_check_soft_reset tonga_ih_decode_iv tonga_ih_disable_interrupts tonga_ih_early_init tonga_ih_get_wptr tonga_ih_hw_fini tonga_ih_hw_init tonga_ih_irq_init tonga_ih_is_idle tonga_ih_post_soft_reset tonga_ih_pre_soft_reset tonga_ih_resume tonga_ih_set_clockgating_state tonga_ih_set_powergating_state tonga_ih_set_rptr tonga_ih_soft_reset tonga_ih_suspend tonga_ih_sw_fini tonga_ih_sw_init tonga_ih_wait_for_idle tonga_init_smc_table tonga_initialize_mc_reg_table tonga_is_dpm_running tonga_populate_all_graphic_levels tonga_populate_all_memory_levels tonga_populate_clock_stretcher_data_table tonga_populate_initial_mc_reg_table tonga_populate_pm_fuses tonga_populate_single_memory_level tonga_populate_smc_acpi_level tonga_populate_smc_uvd_level tonga_populate_smc_voltage_tables tonga_process_firmware_header tonga_program_memory_timing_parameters tonga_set_mc_special_registers tonga_smu_init tonga_start_in_non_protection_mode tonga_start_in_protection_mode tonga_start_smu tonga_thermal_setup_fan_table tonga_update_dpm_settings tonga_update_sclk_threshold tonga_update_smc_table trace_amdgpu_dm_atomic_check_finish trace_event_get_offsets_amdgpu_cs_ioctl trace_event_get_offsets_amdgpu_sched_run_job trace_event_raw_event_amdgpu_bo_create trace_event_raw_event_amdgpu_bo_list_set trace_event_raw_event_amdgpu_bo_move trace_event_raw_event_amdgpu_cleaner_shader trace_event_raw_event_amdgpu_cs trace_event_raw_event_amdgpu_cs_bo_status trace_event_raw_event_amdgpu_cs_ioctl trace_event_raw_event_amdgpu_dc_performance trace_event_raw_event_amdgpu_dc_reg_template trace_event_raw_event_amdgpu_device_rreg trace_event_raw_event_amdgpu_device_wreg trace_event_raw_event_amdgpu_dm_atomic_check_finish trace_event_raw_event_amdgpu_dm_atomic_state_template trace_event_raw_event_amdgpu_dm_connector_atomic_check trace_event_raw_event_amdgpu_dm_crtc_atomic_check trace_event_raw_event_amdgpu_dm_dc_clocks_state trace_event_raw_event_amdgpu_dm_dc_pipe_state trace_event_raw_event_amdgpu_dm_dce_clocks_state trace_event_raw_event_amdgpu_dm_plane_state_template trace_event_raw_event_amdgpu_dmub_trace_high_irq trace_event_raw_event_amdgpu_ib_pipe_sync trace_event_raw_event_amdgpu_isolation trace_event_raw_event_amdgpu_iv trace_event_raw_event_amdgpu_pasid trace_event_raw_event_amdgpu_refresh_rate_track trace_event_raw_event_amdgpu_reset_reg_dumps trace_event_raw_event_amdgpu_sched_run_job trace_event_raw_event_amdgpu_vm_bo_map trace_event_raw_event_amdgpu_vm_bo_unmap trace_event_raw_event_amdgpu_vm_copy_ptes trace_event_raw_event_amdgpu_vm_flush trace_event_raw_event_amdgpu_vm_grab_id trace_event_raw_event_amdgpu_vm_mapping trace_event_raw_event_amdgpu_vm_set_ptes trace_event_raw_event_amdgpu_vm_update_ptes trace_event_raw_event_dcn_fpu trace_event_raw_event_dcn_optc_lock_unlock_state trace_raw_output_amdgpu_bo_create trace_raw_output_amdgpu_bo_list_set trace_raw_output_amdgpu_bo_move trace_raw_output_amdgpu_cleaner_shader trace_raw_output_amdgpu_cs trace_raw_output_amdgpu_cs_bo_status trace_raw_output_amdgpu_cs_ioctl trace_raw_output_amdgpu_dc_performance trace_raw_output_amdgpu_dc_reg_template trace_raw_output_amdgpu_device_rreg trace_raw_output_amdgpu_device_wreg trace_raw_output_amdgpu_dm_atomic_check_finish trace_raw_output_amdgpu_dm_atomic_state_template trace_raw_output_amdgpu_dm_connector_atomic_check trace_raw_output_amdgpu_dm_crtc_atomic_check trace_raw_output_amdgpu_dm_dc_clocks_state trace_raw_output_amdgpu_dm_dc_pipe_state trace_raw_output_amdgpu_dm_dce_clocks_state trace_raw_output_amdgpu_dm_plane_state_template trace_raw_output_amdgpu_dmub_trace_high_irq trace_raw_output_amdgpu_ib_pipe_sync trace_raw_output_amdgpu_isolation trace_raw_output_amdgpu_iv trace_raw_output_amdgpu_pasid trace_raw_output_amdgpu_refresh_rate_track trace_raw_output_amdgpu_reset_reg_dumps trace_raw_output_amdgpu_sched_run_job trace_raw_output_amdgpu_vm_bo_map trace_raw_output_amdgpu_vm_bo_unmap trace_raw_output_amdgpu_vm_copy_ptes trace_raw_output_amdgpu_vm_flush trace_raw_output_amdgpu_vm_grab_id trace_raw_output_amdgpu_vm_mapping trace_raw_output_amdgpu_vm_set_ptes trace_raw_output_amdgpu_vm_update_ptes trace_raw_output_dcn_fpu trace_raw_output_dcn_optc_lock_unlock_state translate_SPL_in_params_from_pipe_ctx translate_SPL_out_params_to_pipe_ctx translate_from_linear_space translate_to_DpmClocks_t_dcn35 transmitter_control_dmcub_v1_7 transmitter_control_fallback transmitter_control_v1_5 transmitter_control_v1_6 transmitter_control_v1_7 transmitter_control_v2 transmitter_control_v3 transmitter_control_v4 trigger_hotplug trigger_hpd_mst_get trigger_hpd_mst_ops_open trigger_hpd_mst_set try_disable_dsc try_odm_power_optimization_and_revalidate try_to_configure_aux_timeout ttm_bo_unreserve umc_v12_0_aca_bank_parser umc_v12_0_check_ecc_err_status umc_v12_0_convert_error_address umc_v12_0_err_cnt_init umc_v12_0_err_cnt_init_per_channel umc_v12_0_fill_error_record umc_v12_0_get_die_id umc_v12_0_is_correctable_error umc_v12_0_is_deferred_error umc_v12_0_is_uncorrectable_error umc_v12_0_query_error_address umc_v12_0_query_error_count umc_v12_0_query_ras_ecc_err_addr umc_v12_0_query_ras_error_address umc_v12_0_query_ras_error_count umc_v12_0_query_ras_poison_mode umc_v12_0_ras_late_init umc_v12_0_reset_error_count_per_channel umc_v12_0_update_ecc_status umc_v6_0_init_registers umc_v6_1_clear_error_count umc_v6_1_disable_umc_index_mode umc_v6_1_enable_umc_index_mode umc_v6_1_err_cnt_init umc_v6_1_query_correctable_error_count umc_v6_1_query_ras_error_address umc_v6_1_query_ras_error_count umc_v6_7_convert_error_address umc_v6_7_ecc_info_querry_ecc_error_count umc_v6_7_ecc_info_query_error_address umc_v6_7_ecc_info_query_ras_error_address umc_v6_7_ecc_info_query_ras_error_count umc_v6_7_query_correctable_error_count umc_v6_7_query_ecc_error_count umc_v6_7_query_error_address umc_v6_7_query_error_status_helper umc_v6_7_query_ras_error_address umc_v6_7_query_ras_error_count umc_v6_7_query_ras_poison_mode umc_v6_7_reset_error_count_per_channel umc_v8_10_clear_error_count_per_channel umc_v8_10_convert_error_address umc_v8_10_ecc_info_query_ecc_error_count umc_v8_10_ecc_info_query_error_address umc_v8_10_ecc_info_query_ras_error_address umc_v8_10_ecc_info_query_ras_error_count umc_v8_10_err_cnt_init umc_v8_10_err_cnt_init_per_channel umc_v8_10_query_ecc_error_count umc_v8_10_query_error_address umc_v8_10_query_ras_error_address umc_v8_10_query_ras_error_count umc_v8_10_query_ras_poison_mode umc_v8_10_swizzle_mode_na_to_pa umc_v8_14_clear_error_count_per_channel umc_v8_14_err_cnt_init umc_v8_14_err_cnt_init_per_channel umc_v8_14_query_error_count_per_channel umc_v8_14_query_ras_error_count umc_v8_7_ecc_info_query_ras_error_address umc_v8_7_ecc_info_query_ras_error_count umc_v8_7_err_cnt_init umc_v8_7_query_ras_error_address umc_v8_7_query_ras_error_count umsch_mm_early_init umsch_mm_hw_fini umsch_mm_hw_init umsch_mm_late_init umsch_mm_resume umsch_mm_ring_get_rptr umsch_mm_ring_get_wptr umsch_mm_ring_set_wptr umsch_mm_suspend umsch_mm_sw_fini umsch_mm_sw_init umsch_mm_v4_0_add_queue umsch_mm_v4_0_aggregated_doorbell_init umsch_mm_v4_0_load_microcode umsch_mm_v4_0_remove_queue umsch_mm_v4_0_ring_start umsch_mm_v4_0_ring_stop umsch_mm_v4_0_set_funcs umsch_mm_v4_0_set_hw_resources umsch_mm_v4_0_set_regs underlay_create unhalt_cpsch uninit_queue unlock_srbm unmap_queues_cpsch update_audio_usage update_config update_connector_ext_caps update_dio_stream_allocation_table update_dp_encoder_resources_for_test_harness update_dpia_stream_allocation_table update_dsc_for_odm_change update_dsc_on_stream update_freesync_state_on_stream update_gpuvm_pte update_hpo_dp_stream_allocation_table update_invalid_user_pages update_mqd_hiq update_mqd_sdma update_mqd_v9_4_3 update_mst_stream_alloc_table update_pipe_slice_table_with_split_flags update_pipes_with_split_flags update_planes_and_stream_state update_planes_and_stream_v1 update_planes_and_stream_v2 update_planes_and_stream_v3 update_psp_stream_config update_qpd_cik update_qpd_v10 update_qpd_v11 update_qpd_v12 update_qpd_v9 update_qpd_vi update_replay_coasting_vtotal_from_defer update_slice_table_for_plane update_sst_payload update_stream_irq_parameters update_stream_scaling_settings update_stream_signal update_surface_trace uvd_v5_0_early_init uvd_v5_0_enable_clock_gating uvd_v5_0_get_clockgating_state uvd_v5_0_hw_fini uvd_v5_0_hw_init uvd_v5_0_is_idle uvd_v5_0_prepare_suspend uvd_v5_0_process_interrupt uvd_v5_0_resume uvd_v5_0_ring_emit_fence uvd_v5_0_ring_emit_ib uvd_v5_0_ring_get_rptr uvd_v5_0_ring_get_wptr uvd_v5_0_ring_insert_nop uvd_v5_0_ring_set_wptr uvd_v5_0_ring_test_ring uvd_v5_0_set_clockgating_state uvd_v5_0_set_interrupt_state uvd_v5_0_set_powergating_state uvd_v5_0_soft_reset uvd_v5_0_start uvd_v5_0_stop uvd_v5_0_suspend uvd_v5_0_sw_fini uvd_v5_0_sw_init uvd_v5_0_wait_for_idle uvd_v6_0_check_soft_reset uvd_v6_0_early_init uvd_v6_0_enable_clock_gating uvd_v6_0_enc_ring_emit_fence uvd_v6_0_enc_ring_emit_ib uvd_v6_0_enc_ring_emit_pipeline_sync uvd_v6_0_enc_ring_emit_vm_flush uvd_v6_0_enc_ring_get_rptr uvd_v6_0_enc_ring_get_wptr uvd_v6_0_enc_ring_insert_end uvd_v6_0_enc_ring_set_wptr uvd_v6_0_enc_ring_test_ib uvd_v6_0_enc_ring_test_ring uvd_v6_0_get_clockgating_state uvd_v6_0_hw_fini uvd_v6_0_hw_init uvd_v6_0_is_idle uvd_v6_0_mc_resume uvd_v6_0_post_soft_reset uvd_v6_0_pre_soft_reset uvd_v6_0_prepare_suspend uvd_v6_0_process_interrupt uvd_v6_0_resume uvd_v6_0_ring_emit_fence uvd_v6_0_ring_emit_hdp_flush uvd_v6_0_ring_emit_ib uvd_v6_0_ring_emit_pipeline_sync uvd_v6_0_ring_emit_vm_flush uvd_v6_0_ring_emit_wreg uvd_v6_0_ring_get_rptr uvd_v6_0_ring_get_wptr uvd_v6_0_ring_insert_nop uvd_v6_0_ring_set_wptr uvd_v6_0_ring_test_ring uvd_v6_0_set_clockgating_state uvd_v6_0_set_interrupt_state uvd_v6_0_set_powergating_state uvd_v6_0_soft_reset uvd_v6_0_start uvd_v6_0_stop uvd_v6_0_suspend uvd_v6_0_sw_fini uvd_v6_0_sw_init uvd_v6_0_wait_for_idle uvd_v7_0_early_init uvd_v7_0_enc_ring_emit_fence uvd_v7_0_enc_ring_emit_ib uvd_v7_0_enc_ring_emit_reg_wait uvd_v7_0_enc_ring_emit_vm_flush uvd_v7_0_enc_ring_emit_wreg uvd_v7_0_enc_ring_get_rptr uvd_v7_0_enc_ring_get_wptr uvd_v7_0_enc_ring_insert_end uvd_v7_0_enc_ring_set_wptr uvd_v7_0_enc_ring_test_ib uvd_v7_0_enc_ring_test_ring uvd_v7_0_hw_fini uvd_v7_0_hw_init uvd_v7_0_mc_resume uvd_v7_0_prepare_suspend uvd_v7_0_process_interrupt uvd_v7_0_resume uvd_v7_0_ring_emit_fence uvd_v7_0_ring_emit_hdp_flush uvd_v7_0_ring_emit_ib uvd_v7_0_ring_emit_reg_wait uvd_v7_0_ring_emit_vm_flush uvd_v7_0_ring_emit_wreg uvd_v7_0_ring_get_rptr uvd_v7_0_ring_get_wptr uvd_v7_0_ring_insert_nop uvd_v7_0_ring_patch_cs_in_place uvd_v7_0_ring_set_wptr uvd_v7_0_ring_test_ring uvd_v7_0_set_clockgating_state uvd_v7_0_set_interrupt_state uvd_v7_0_sriov_start uvd_v7_0_start uvd_v7_0_stop uvd_v7_0_suspend uvd_v7_0_sw_fini uvd_v7_0_sw_init validate_ake_cert validate_dsc_caps_on_connector validate_h_prime validate_invalid_user_pages validate_pstate_support_strategy_cofunctionality validate_stream_ready vangogh_clk_dpm_is_enabled vangogh_common_get_gpu_metrics vangogh_common_print_clk_levels vangogh_dpm_set_jpeg_enable vangogh_dpm_set_vcn_enable vangogh_force_clk_levels vangogh_force_dpm_limit_value vangogh_get_apu_thermal_limit vangogh_get_dpm_clock_table vangogh_get_dpm_ultimate_freq vangogh_get_gfxoff_entrycount vangogh_get_gfxoff_residency vangogh_get_gfxoff_status vangogh_get_gpu_metrics vangogh_get_gpu_metrics_v2_3 vangogh_get_gpu_metrics_v2_4 vangogh_get_legacy_gpu_metrics vangogh_get_legacy_gpu_metrics_v2_3 vangogh_get_power_limit vangogh_get_power_profile_mode vangogh_get_ppt_limit vangogh_init_smc_tables vangogh_is_dpm_running vangogh_mode2_reset vangogh_notify_rlc_state vangogh_od_edit_dpm_table vangogh_post_smu_init vangogh_print_clk_levels vangogh_print_legacy_clk_levels vangogh_read_sensor vangogh_set_apu_thermal_limit vangogh_set_default_dpm_tables vangogh_set_fine_grain_gfx_freq_parameters vangogh_set_gfxoff_residency vangogh_set_peak_clock_by_device vangogh_set_performance_level vangogh_set_power_limit vangogh_set_power_profile_mode vangogh_set_ppt_funcs vangogh_set_soft_freq_limited_range vangogh_set_watermarks_table vangogh_tables_init vce_v3_0_check_soft_reset vce_v3_0_early_init vce_v3_0_emit_pipeline_sync vce_v3_0_emit_vm_flush vce_v3_0_get_clockgating_state vce_v3_0_hw_fini vce_v3_0_hw_init vce_v3_0_is_idle vce_v3_0_mc_resume vce_v3_0_post_soft_reset vce_v3_0_pre_soft_reset vce_v3_0_process_interrupt vce_v3_0_resume vce_v3_0_ring_emit_ib vce_v3_0_ring_get_rptr vce_v3_0_ring_get_wptr vce_v3_0_ring_set_wptr vce_v3_0_set_clockgating_state vce_v3_0_set_interrupt_state vce_v3_0_set_powergating_state vce_v3_0_set_vce_sw_clock_gating vce_v3_0_soft_reset vce_v3_0_start vce_v3_0_stop vce_v3_0_suspend vce_v3_0_sw_fini vce_v3_0_sw_init vce_v3_0_wait_for_idle vce_v4_0_early_init vce_v4_0_emit_reg_wait vce_v4_0_emit_vm_flush vce_v4_0_emit_wreg vce_v4_0_hw_fini vce_v4_0_hw_init vce_v4_0_mc_resume vce_v4_0_process_interrupt vce_v4_0_resume vce_v4_0_ring_emit_fence vce_v4_0_ring_emit_ib vce_v4_0_ring_get_rptr vce_v4_0_ring_get_wptr vce_v4_0_ring_insert_end vce_v4_0_ring_set_wptr vce_v4_0_set_clockgating_state vce_v4_0_set_interrupt_state vce_v4_0_set_powergating_state vce_v4_0_sriov_start vce_v4_0_start vce_v4_0_stop vce_v4_0_suspend vce_v4_0_sw_fini vce_v4_0_sw_init vcn_dec_sw_ring_emit_fence vcn_dec_sw_ring_emit_ib vcn_dec_sw_ring_emit_reg_wait vcn_dec_sw_ring_emit_vm_flush vcn_dec_sw_ring_emit_wreg vcn_dec_sw_ring_insert_end vcn_set_powergating_state vcn_v1_0_dec_ring_emit_fence vcn_v1_0_dec_ring_emit_ib vcn_v1_0_dec_ring_emit_reg_wait vcn_v1_0_dec_ring_emit_vm_flush vcn_v1_0_dec_ring_emit_wreg vcn_v1_0_dec_ring_get_rptr vcn_v1_0_dec_ring_get_wptr vcn_v1_0_dec_ring_insert_end vcn_v1_0_dec_ring_insert_nop vcn_v1_0_dec_ring_insert_start vcn_v1_0_dec_ring_set_wptr vcn_v1_0_dump_ip_state vcn_v1_0_early_init vcn_v1_0_enc_ring_emit_fence vcn_v1_0_enc_ring_emit_ib vcn_v1_0_enc_ring_emit_reg_wait vcn_v1_0_enc_ring_emit_vm_flush vcn_v1_0_enc_ring_emit_wreg vcn_v1_0_enc_ring_get_rptr vcn_v1_0_enc_ring_get_wptr vcn_v1_0_enc_ring_insert_end vcn_v1_0_enc_ring_set_wptr vcn_v1_0_hw_fini vcn_v1_0_hw_init vcn_v1_0_idle_work_handler vcn_v1_0_is_idle vcn_v1_0_pause_dpg_mode vcn_v1_0_print_ip_state vcn_v1_0_process_interrupt vcn_v1_0_resume vcn_v1_0_ring_begin_use vcn_v1_0_ring_end_use vcn_v1_0_ring_patch_cs_in_place vcn_v1_0_set_clockgating_state vcn_v1_0_set_interrupt_state vcn_v1_0_set_pg_for_begin_use vcn_v1_0_set_pg_state vcn_v1_0_start_dpg_mode vcn_v1_0_start_spg_mode vcn_v1_0_stop_spg_mode vcn_v1_0_suspend vcn_v1_0_sw_fini vcn_v1_0_sw_init vcn_v1_0_wait_for_idle vcn_v2_0_dec_ring_emit_fence vcn_v2_0_dec_ring_emit_ib vcn_v2_0_dec_ring_emit_reg_wait vcn_v2_0_dec_ring_emit_vm_flush vcn_v2_0_dec_ring_emit_wreg vcn_v2_0_dec_ring_get_rptr vcn_v2_0_dec_ring_get_wptr vcn_v2_0_dec_ring_insert_end vcn_v2_0_dec_ring_insert_nop vcn_v2_0_dec_ring_insert_start vcn_v2_0_dec_ring_set_wptr vcn_v2_0_dec_ring_test_ring vcn_v2_0_dump_ip_state vcn_v2_0_early_init vcn_v2_0_enc_ring_emit_fence vcn_v2_0_enc_ring_emit_ib vcn_v2_0_enc_ring_emit_reg_wait vcn_v2_0_enc_ring_emit_vm_flush vcn_v2_0_enc_ring_emit_wreg vcn_v2_0_enc_ring_get_rptr vcn_v2_0_enc_ring_get_wptr vcn_v2_0_enc_ring_insert_end vcn_v2_0_enc_ring_set_wptr vcn_v2_0_hw_fini vcn_v2_0_hw_init vcn_v2_0_is_idle vcn_v2_0_pause_dpg_mode vcn_v2_0_print_ip_state vcn_v2_0_process_interrupt vcn_v2_0_resume vcn_v2_0_set_clockgating_state vcn_v2_0_set_interrupt_state vcn_v2_0_set_pg_state vcn_v2_0_start vcn_v2_0_start_dpg_mode vcn_v2_0_start_sriov vcn_v2_0_stop vcn_v2_0_stop_dpg_mode vcn_v2_0_suspend vcn_v2_0_sw_fini vcn_v2_0_sw_init vcn_v2_0_wait_for_idle vcn_v2_5_dec_ring_get_rptr vcn_v2_5_dec_ring_get_wptr vcn_v2_5_dec_ring_set_wptr vcn_v2_5_dump_ip_state vcn_v2_5_early_init vcn_v2_5_enc_ring_get_rptr vcn_v2_5_enc_ring_get_wptr vcn_v2_5_enc_ring_set_wptr vcn_v2_5_hw_fini vcn_v2_5_hw_init vcn_v2_5_idle_work_handler vcn_v2_5_is_idle vcn_v2_5_pause_dpg_mode vcn_v2_5_print_ip_state vcn_v2_5_process_interrupt vcn_v2_5_resume vcn_v2_5_ring_begin_use vcn_v2_5_ring_end_use vcn_v2_5_set_clockgating_state vcn_v2_5_set_interrupt_state vcn_v2_5_set_pg_state vcn_v2_5_sriov_start vcn_v2_5_start vcn_v2_5_start_dpg_mode vcn_v2_5_stop vcn_v2_5_suspend vcn_v2_5_sw_fini vcn_v2_5_sw_init vcn_v2_5_wait_for_idle vcn_v2_6_query_poison_status vcn_v2_6_set_ras_interrupt_state vcn_v3_0_dec_msg vcn_v3_0_dec_ring_get_rptr vcn_v3_0_dec_ring_get_wptr vcn_v3_0_dec_ring_set_wptr vcn_v3_0_dump_ip_state vcn_v3_0_early_init vcn_v3_0_enc_ring_get_rptr vcn_v3_0_enc_ring_get_wptr vcn_v3_0_enc_ring_set_wptr vcn_v3_0_hw_fini vcn_v3_0_hw_init vcn_v3_0_is_idle vcn_v3_0_pause_dpg_mode vcn_v3_0_print_ip_state vcn_v3_0_process_interrupt vcn_v3_0_resume vcn_v3_0_ring_patch_cs_in_place vcn_v3_0_set_clockgating_state vcn_v3_0_set_interrupt_state vcn_v3_0_set_pg_state vcn_v3_0_start vcn_v3_0_start_dpg_mode vcn_v3_0_start_sriov vcn_v3_0_stop vcn_v3_0_stop_dpg_mode vcn_v3_0_suspend vcn_v3_0_sw_fini vcn_v3_0_sw_init vcn_v3_0_wait_for_idle vcn_v4_0_3_aca_bank_is_valid vcn_v4_0_3_aca_bank_parser vcn_v4_0_3_dump_ip_state vcn_v4_0_3_early_init vcn_v4_0_3_enable_ras vcn_v4_0_3_enc_ring_emit_reg_wait vcn_v4_0_3_enc_ring_emit_vm_flush vcn_v4_0_3_enc_ring_emit_wreg vcn_v4_0_3_hw_fini vcn_v4_0_3_hw_init vcn_v4_0_3_is_idle vcn_v4_0_3_pause_dpg_mode vcn_v4_0_3_print_ip_state vcn_v4_0_3_process_interrupt vcn_v4_0_3_query_ras_error_count vcn_v4_0_3_ras_late_init vcn_v4_0_3_reset_ras_error_count vcn_v4_0_3_resume vcn_v4_0_3_ring_emit_hdp_flush vcn_v4_0_3_set_clockgating_state vcn_v4_0_3_set_interrupt_state vcn_v4_0_3_set_pg_state vcn_v4_0_3_start vcn_v4_0_3_start_dpg_mode vcn_v4_0_3_start_sriov vcn_v4_0_3_stop vcn_v4_0_3_suspend vcn_v4_0_3_sw_fini vcn_v4_0_3_sw_init vcn_v4_0_3_unified_ring_get_rptr vcn_v4_0_3_unified_ring_get_wptr vcn_v4_0_3_unified_ring_set_wptr vcn_v4_0_3_wait_for_idle vcn_v4_0_5_dump_ip_state vcn_v4_0_5_early_init vcn_v4_0_5_hw_fini vcn_v4_0_5_hw_init vcn_v4_0_5_is_idle vcn_v4_0_5_pause_dpg_mode vcn_v4_0_5_print_ip_state vcn_v4_0_5_process_interrupt vcn_v4_0_5_resume vcn_v4_0_5_set_clockgating_state vcn_v4_0_5_set_pg_state vcn_v4_0_5_start vcn_v4_0_5_start_dpg_mode vcn_v4_0_5_stop vcn_v4_0_5_suspend vcn_v4_0_5_sw_fini vcn_v4_0_5_sw_init vcn_v4_0_5_unified_ring_get_rptr vcn_v4_0_5_unified_ring_get_wptr vcn_v4_0_5_unified_ring_set_wptr vcn_v4_0_5_wait_for_idle vcn_v4_0_dec_msg vcn_v4_0_dump_ip_state vcn_v4_0_early_init vcn_v4_0_fw_shared_init vcn_v4_0_hw_fini vcn_v4_0_hw_init vcn_v4_0_is_idle vcn_v4_0_pause_dpg_mode vcn_v4_0_print_ip_state vcn_v4_0_process_interrupt vcn_v4_0_query_ras_poison_status vcn_v4_0_resume vcn_v4_0_ring_patch_cs_in_place vcn_v4_0_set_clockgating_state vcn_v4_0_set_pg_state vcn_v4_0_set_ras_interrupt_state vcn_v4_0_start vcn_v4_0_start_dpg_mode vcn_v4_0_start_sriov vcn_v4_0_stop vcn_v4_0_stop_dpg_mode vcn_v4_0_suspend vcn_v4_0_sw_fini vcn_v4_0_sw_init vcn_v4_0_unified_ring_get_rptr vcn_v4_0_unified_ring_get_wptr vcn_v4_0_unified_ring_set_wptr vcn_v4_0_wait_for_idle vcn_v5_0_0_alloc_ip_dump vcn_v5_0_0_dump_ip_state vcn_v5_0_0_early_init vcn_v5_0_0_hw_fini vcn_v5_0_0_hw_init vcn_v5_0_0_is_idle vcn_v5_0_0_pause_dpg_mode vcn_v5_0_0_print_ip_state vcn_v5_0_0_process_interrupt vcn_v5_0_0_resume vcn_v5_0_0_set_clockgating_state vcn_v5_0_0_set_pg_state vcn_v5_0_0_start vcn_v5_0_0_start_dpg_mode vcn_v5_0_0_stop vcn_v5_0_0_stop_dpg_mode vcn_v5_0_0_suspend vcn_v5_0_0_sw_fini vcn_v5_0_0_sw_init vcn_v5_0_0_unified_ring_get_rptr vcn_v5_0_0_unified_ring_get_wptr vcn_v5_0_0_unified_ring_set_wptr vcn_v5_0_0_wait_for_idle vcn_v5_0_1_early_init vcn_v5_0_1_hw_fini vcn_v5_0_1_hw_init vcn_v5_0_1_is_idle vcn_v5_0_1_pause_dpg_mode vcn_v5_0_1_process_interrupt vcn_v5_0_1_resume vcn_v5_0_1_set_clockgating_state vcn_v5_0_1_set_pg_state vcn_v5_0_1_start vcn_v5_0_1_start_dpg_mode vcn_v5_0_1_stop vcn_v5_0_1_stop_dpg_mode vcn_v5_0_1_suspend vcn_v5_0_1_sw_fini vcn_v5_0_1_sw_init vcn_v5_0_1_unified_ring_get_rptr vcn_v5_0_1_unified_ring_get_wptr vcn_v5_0_1_unified_ring_set_wptr vcn_v5_0_1_wait_for_idle vega10_apply_state_adjust_rules vega10_avfs_enable vega10_baco_set_cap vega10_baco_set_state vega10_check_smc_update_required_for_display_configuration vega10_check_states_equal vega10_copy_table_from_smc vega10_copy_table_to_smc vega10_didt_set_mask vega10_disable_deep_sleep_master_switch vega10_disable_didt_config vega10_disable_dpm_tasks vega10_disable_fan_control_feature vega10_disable_power_containment vega10_disable_power_features_for_compute_performance vega10_display_clock_voltage_request vega10_display_configuration_changed_task vega10_doorbell_index_init vega10_dpm_force_dpm_level vega10_dpm_get_mclk vega10_dpm_get_sclk vega10_emit_clock_levels vega10_enable_cac_driving_se_didt_config vega10_enable_deep_sleep_master_switch vega10_enable_didt_config vega10_enable_disable_PCC_limit_feature vega10_enable_disable_vce_dpm vega10_enable_dpm_tasks vega10_enable_mgpu_fan_boost vega10_enable_power_containment vega10_enable_psm_gc_didt_config vega10_enable_psm_gc_edc_config vega10_enable_se_edc_config vega10_enable_smc_features vega10_fan_ctrl_get_fan_speed_info vega10_fan_ctrl_get_fan_speed_pwm vega10_fan_ctrl_get_fan_speed_rpm vega10_fan_ctrl_reset_fan_speed_to_default vega10_fan_ctrl_set_default_mode vega10_fan_ctrl_set_fan_speed_pwm vega10_fan_ctrl_set_fan_speed_rpm vega10_fan_ctrl_set_static_mode vega10_fan_ctrl_start_smc_fan_control vega10_fan_ctrl_stop_smc_fan_control vega10_force_clock_level vega10_generate_dpm_level_enable_mask vega10_get_clock_by_type_with_latency vega10_get_clock_by_type_with_voltage vega10_get_dal_power_level vega10_get_enabled_smc_features vega10_get_fan_control_mode vega10_get_mclk_od vega10_get_number_of_powerplay_table_entries vega10_get_performance_level vega10_get_power_profile_mode vega10_get_power_state_size vega10_get_powerplay_table_entry vega10_get_pp_table_entry vega10_get_pp_table_entry_callback_func vega10_get_ppfeature_status vega10_get_sclk_od vega10_get_thermal_temperature_range vega10_hwmgr_backend_fini vega10_hwmgr_backend_init vega10_hwmgr_init vega10_ih_early_init vega10_ih_enable_ring vega10_ih_get_wptr vega10_ih_hw_fini vega10_ih_hw_init vega10_ih_irq_init vega10_ih_is_idle vega10_ih_resume vega10_ih_self_irq vega10_ih_set_clockgating_state vega10_ih_set_powergating_state vega10_ih_set_rptr vega10_ih_soft_reset vega10_ih_suspend vega10_ih_sw_fini vega10_ih_sw_init vega10_ih_toggle_interrupts vega10_ih_update_clockgating_state vega10_ih_wait_for_idle vega10_init_dpm_defaults vega10_init_smc_table vega10_initialize_power_tune_defaults vega10_is_dpm_running vega10_notify_cac_buffer_info vega10_notify_smc_display_config_after_ps_adjustment vega10_odn_edit_dpm_table vega10_odn_initial_default_setting vega10_odn_update_power_state vega10_odn_update_soc_table vega10_patch_boot_state vega10_populate_all_graphic_levels vega10_populate_all_memory_levels vega10_populate_avfs_parameters vega10_populate_single_eclock_level vega10_populate_single_gfx_level vega10_populate_single_memory_level vega10_populate_single_soc_level vega10_populate_smc_link_levels vega10_populate_smc_uvd_levels vega10_populate_vddc_soc_levels vega10_power_control_set_level vega10_power_gate_uvd vega10_power_gate_vce vega10_power_off_asic vega10_pp_tables_initialize vega10_pp_tables_uninitialize vega10_print_clock_levels vega10_program_didt_config_registers vega10_program_gc_didt_config_registers vega10_read_sensor vega10_reg_base_init vega10_set_default_registry_data vega10_set_fan_control_mode vega10_set_features_platform_caps vega10_set_mclk_od vega10_set_mp1_state vega10_set_power_limit vega10_set_power_profile_mode vega10_set_power_state_tasks vega10_set_ppfeature_status vega10_set_private_data_based_on_pptable vega10_set_sclk_od vega10_set_watermarks_for_clocks_ranges vega10_setup_asic_task vega10_setup_default_dpm_tables vega10_setup_dpm_led_config vega10_smc_table_manager vega10_smu_fini vega10_smu_init vega10_start_dpm vega10_start_smu vega10_start_thermal_controller vega10_thermal_ctrl_uninitialize_thermal_controller vega10_thermal_disable_alert vega10_thermal_get_temperature vega10_thermal_initialize vega10_thermal_stop_thermal_controller vega10_upload_dpm_bootup_level vega10_upload_dpm_max_level vega12_apply_clocks_adjust_rules vega12_baco_set_state vega12_check_smc_update_required_for_display_configuration vega12_copy_table_from_smc vega12_copy_table_to_smc vega12_disable_dpm_tasks vega12_display_clock_voltage_request vega12_display_configuration_changed_task vega12_dpm_force_dpm_level vega12_dpm_get_mclk vega12_dpm_get_sclk vega12_enable_disable_vce_dpm vega12_enable_dpm_tasks vega12_enable_smc_features vega12_fan_ctrl_get_fan_speed_info vega12_fan_ctrl_get_fan_speed_rpm vega12_fan_ctrl_reset_fan_speed_to_default vega12_fan_ctrl_start_smc_fan_control vega12_fan_ctrl_stop_smc_fan_control vega12_find_highest_dpm_level vega12_force_clock_level vega12_get_clock_by_type_with_latency vega12_get_clock_by_type_with_voltage vega12_get_current_activity_percent vega12_get_current_gfx_clk_freq vega12_get_current_mclk_freq vega12_get_dal_power_level vega12_get_enabled_smc_features vega12_get_fan_control_mode vega12_get_gpu_metrics vega12_get_gpu_power vega12_get_metrics_table vega12_get_performance_level vega12_get_ppfeature_status vega12_get_thermal_temperature_range vega12_gfx_off_control vega12_hwmgr_backend_fini vega12_hwmgr_backend_init vega12_hwmgr_init vega12_init_smc_table vega12_is_dpm_running vega12_notify_cac_buffer_info vega12_notify_smc_display_config_after_ps_adjustment vega12_override_pcie_parameters vega12_patch_boot_state vega12_power_gate_uvd vega12_power_gate_vce vega12_power_off_asic vega12_pp_tables_initialize vega12_pp_tables_uninitialize vega12_pre_display_configuration_changed_task vega12_print_clock_levels vega12_read_sensor vega12_set_fan_control_mode vega12_set_features_platform_caps vega12_set_mp1_state vega12_set_ppfeature_status vega12_set_watermarks_for_clocks_ranges vega12_setup_asic_task vega12_setup_default_dpm_tables vega12_setup_single_dpm_table vega12_smc_table_manager vega12_smu_fini vega12_smu_init vega12_start_smu vega12_start_thermal_controller vega12_thermal_disable_alert vega12_thermal_get_temperature vega12_thermal_stop_thermal_controller vega12_upload_dpm_max_level vega12_upload_dpm_min_level vega20_apply_clocks_adjust_rules vega20_baco_apply_vdci_flush_workaround vega20_baco_get_state vega20_baco_set_state vega20_check_smc_update_required_for_display_configuration vega20_copy_table_from_smc vega20_copy_table_to_smc vega20_disable_dpm_tasks vega20_display_clock_voltage_request vega20_display_configuration_changed_task vega20_doorbell_index_init vega20_dpm_force_dpm_level vega20_dpm_get_mclk vega20_dpm_get_sclk vega20_enable_disable_vce_dpm vega20_enable_dpm_tasks vega20_enable_mgpu_fan_boost vega20_enable_smc_features vega20_fan_ctrl_get_fan_speed_info vega20_fan_ctrl_get_fan_speed_pwm vega20_fan_ctrl_get_fan_speed_rpm vega20_fan_ctrl_set_fan_speed_pwm vega20_fan_ctrl_set_fan_speed_rpm vega20_fan_ctrl_start_smc_fan_control vega20_fan_ctrl_stop_smc_fan_control vega20_find_highest_dpm_level vega20_force_clock_level vega20_get_activity_monitor_coeff vega20_get_argument vega20_get_bamaco_support vega20_get_clock_by_type_with_latency vega20_get_clock_by_type_with_voltage vega20_get_clock_ranges vega20_get_current_activity_percent vega20_get_current_clk_freq vega20_get_dal_power_level vega20_get_enabled_smc_features vega20_get_fan_control_mode vega20_get_gpu_metrics vega20_get_gpu_power vega20_get_max_sustainable_clock vega20_get_mclk_od vega20_get_metrics_table vega20_get_pcie_usage vega20_get_performance_level vega20_get_power_profile_mode vega20_get_ppfeature_status vega20_get_sclk_od vega20_get_thermal_temperature_range vega20_hwmgr_backend_fini vega20_hwmgr_backend_init vega20_hwmgr_init vega20_ih_early_init vega20_ih_enable_ring vega20_ih_get_wptr vega20_ih_hw_fini vega20_ih_hw_init vega20_ih_irq_init vega20_ih_is_idle vega20_ih_resume vega20_ih_self_irq vega20_ih_set_clockgating_state vega20_ih_set_powergating_state vega20_ih_set_rptr vega20_ih_soft_reset vega20_ih_suspend vega20_ih_sw_fini vega20_ih_sw_init vega20_ih_toggle_interrupts vega20_ih_toggle_ring_interrupts vega20_ih_update_clockgating_state vega20_ih_wait_for_idle vega20_init_max_sustainable_clocks vega20_init_smc_table vega20_is_dpm_running vega20_is_smc_ram_running vega20_notify_cac_buffer_info vega20_notify_smc_display_config_after_ps_adjustment vega20_od8_get_gfx_clock_base_voltage vega20_od8_initialize_default_settings vega20_od8_set_feature_capabilities vega20_odn_edit_dpm_table vega20_override_pcie_parameters vega20_power_control_set_level vega20_power_gate_uvd vega20_power_gate_vce vega20_power_off_asic vega20_pp_tables_initialize vega20_pp_tables_uninitialize vega20_pre_display_configuration_changed_task vega20_print_clock_levels vega20_read_sensor vega20_reg_base_init vega20_send_msg_to_smc vega20_send_msg_to_smc_with_parameter vega20_set_activity_monitor_coeff vega20_set_default_registry_data vega20_set_df_cstate vega20_set_fan_control_mode vega20_set_features_platform_caps vega20_set_mclk_od vega20_set_mp1_state vega20_set_power_limit vega20_set_power_profile_mode vega20_set_ppfeature_status vega20_set_pptable_driver_address vega20_set_sclk_od vega20_set_watermarks_for_clocks_ranges vega20_set_xgmi_pstate vega20_setup_asic_task vega20_setup_default_dpm_tables vega20_setup_gfxclk_dpm_table vega20_setup_memclk_dpm_table vega20_setup_single_dpm_table vega20_smc_table_manager vega20_smu_fini vega20_smu_i2c_bus_access vega20_smu_init vega20_start_smu vega20_start_thermal_controller vega20_thermal_disable_alert vega20_thermal_get_temperature vega20_thermal_stop_thermal_controller vega20_upload_dpm_max_level vega20_upload_dpm_min_level vega20_validate_power_level_request vega20_wait_for_response vegam_calculate_sclk_params vegam_get_mac_definition vegam_get_offsetof vegam_get_sclk_range_table vegam_init_smc_table vegam_is_dpm_running vegam_is_hw_avfs_present vegam_populate_all_graphic_levels vegam_populate_all_memory_levels vegam_populate_avfs_parameters vegam_populate_clock_stretcher_data_table vegam_populate_pm_fuses vegam_populate_single_graphic_level vegam_populate_smc_acpi_level vegam_populate_smc_uvd_level vegam_populate_smc_voltage_tables vegam_process_firmware_header vegam_program_memory_timing_parameters vegam_smu_init vegam_start_smu vegam_start_smu_in_non_protection_mode vegam_start_smu_in_protection_mode vegam_thermal_avfs_enable vegam_thermal_setup_fan_table vegam_update_sclk_threshold vegam_update_smc_table verify_rx_id_list_and_send_ack vg_are_clock_states_equal vg_clk_mgr_construct vg_clk_mgr_destroy vg_dump_clk_registers vg_enable_pme_wa vg_init_clocks vg_notify_wm_ranges vg_update_clocks vi_asic_reset vi_asic_reset_method vi_asic_supports_baco vi_common_early_init vi_common_get_clockgating_state vi_common_hw_fini vi_common_hw_init vi_common_is_idle vi_common_late_init vi_common_resume vi_common_set_clockgating_state vi_common_set_clockgating_state_by_smu vi_common_set_powergating_state vi_common_suspend vi_common_sw_init vi_didt_rreg vi_didt_wreg vi_flush_hdp vi_gc_cac_rreg vi_gc_cac_wreg vi_get_config_memsize vi_get_pcie_replay_count vi_get_pcie_usage vi_get_register_value vi_get_xclk vi_invalidate_hdp vi_need_full_reset vi_need_reset_on_init vi_pcie_rreg vi_pcie_wreg vi_pre_asic_init vi_program_aspm vi_query_video_codecs vi_read_bios_from_rom vi_read_disabled_bios vi_read_register vi_set_ip_blocks vi_set_uvd_clock vi_set_uvd_clocks vi_set_vce_clocks vi_set_virt_ops vi_smc_rreg vi_smc_wreg vi_srbm_select vi_update_bif_medium_grain_light_sleep vi_update_hdp_light_sleep vi_update_hdp_medium_grain_clock_gating vi_uvd_ctx_rreg vi_uvd_ctx_wreg virtual_audio_mute_control virtual_dig_connect_to_otg virtual_disable_link_output virtual_enc_dp_set_odm_combine virtual_link_encoder_connect_dig_be_to_fe virtual_link_encoder_construct virtual_link_encoder_destroy virtual_link_encoder_disable_output virtual_link_encoder_dp_set_lane_settings virtual_link_encoder_dp_set_phy_pattern virtual_link_encoder_enable_dp_mst_output virtual_link_encoder_enable_dp_output virtual_link_encoder_enable_tmds_output virtual_link_encoder_get_max_link_cap virtual_link_encoder_hw_init virtual_link_encoder_setup virtual_link_encoder_update_mst_stream_allocation_table virtual_link_encoder_validate_output_with_stream virtual_reset_stream_encoder virtual_setup_stereo_sync virtual_setup_stream_attribute virtual_setup_stream_encoder virtual_stream_encoder_construct virtual_stream_encoder_create virtual_stream_encoder_dp_blank virtual_stream_encoder_dp_set_stream_attribute virtual_stream_encoder_dp_unblank virtual_stream_encoder_dvi_set_stream_attribute virtual_stream_encoder_hdmi_set_stream_attribute virtual_stream_encoder_reset_hdmi_stream_attribute virtual_stream_encoder_set_avmute virtual_stream_encoder_set_dsc_pps_info_packet virtual_stream_encoder_set_throttled_vcp_size virtual_stream_encoder_stop_dp_info_packets virtual_stream_encoder_stop_hdmi_info_packets virtual_stream_encoder_update_dp_info_packets virtual_stream_encoder_update_hdmi_info_packets visual_confirm_fops_open visual_confirm_get visual_confirm_set vm_helper_init vm_helper_mark_vmid_used vpe_early_init vpe_hw_fini vpe_hw_init vpe_idle_work_handler vpe_resume vpe_ring_begin_use vpe_ring_emit_fence vpe_ring_emit_ib vpe_ring_emit_pipeline_sync vpe_ring_emit_reg_wait vpe_ring_emit_vm_flush vpe_ring_emit_wreg vpe_ring_end_use vpe_ring_get_rptr vpe_ring_get_wptr vpe_ring_init_cond_exec vpe_ring_insert_nop vpe_ring_preempt_ib vpe_ring_set_wptr vpe_ring_test_ib vpe_ring_test_ring vpe_set_clockgating_state vpe_set_powergating_state vpe_suspend vpe_sw_fini vpe_sw_init vpe_u1_8_from_fraction vpe_v6_1_get_reg_offset vpe_v6_1_halt vpe_v6_1_irq_init vpe_v6_1_load_microcode vpe_v6_1_process_trap_irq vpe_v6_1_ring_start vpe_v6_1_set_collaborate_mode vpe_v6_1_set_funcs vpe_v6_1_set_regs vpe_v6_1_set_trap_irq_state vpe_v_6_1_ring_stop vpg31_construct vpg31_powerdown vpg31_poweron vpg3_construct vpg3_update_generic_info_packet wait_for_entering_dp_alt_mode wait_for_ready wait_for_reset_trigger_to_occur wait_for_rx_id_list wave_control_execute_v10_3 wave_control_execute_v11 wave_control_execute_v12 wbscl_get_filter_coeffs_16p wbscl_set_scaler_filter write_128b_132b_sst_payload_allocation_table write_i2c_default_retimer_setting write_i2c_redriver_setting write_i2c_retimer_setting write_indirect_azalia_reg write_kernel_doorbell write_kernel_doorbell64 write_scdc_data xcp_cfg_res_sysfs_attr_show xcp_cfg_sysfs_release xcp_config_show xcp_config_store xgmi_v6_4_0_aca_bank_parser xgmi_v6_4_0_query_ras_error_count xgpu_ai_mailbox_ack_irq xgpu_ai_mailbox_add_irq_id xgpu_ai_mailbox_flr_work xgpu_ai_mailbox_get_irq xgpu_ai_mailbox_put_irq xgpu_ai_mailbox_rcv_irq xgpu_ai_mailbox_set_irq_funcs xgpu_ai_mailbox_trans_msg xgpu_ai_poll_msg xgpu_ai_ras_poison_handler xgpu_ai_rcvd_ras_intr xgpu_ai_ready_to_reset xgpu_ai_release_full_gpu_access xgpu_ai_request_full_gpu_access xgpu_ai_request_init_data xgpu_ai_request_reset xgpu_ai_send_access_requests xgpu_ai_set_mailbox_ack_irq xgpu_ai_set_mailbox_rcv_irq xgpu_ai_wait_reset xgpu_nv_mailbox_ack_irq xgpu_nv_mailbox_add_irq_id xgpu_nv_mailbox_flr_work xgpu_nv_mailbox_get_irq xgpu_nv_mailbox_put_irq xgpu_nv_mailbox_rcv_irq xgpu_nv_mailbox_set_irq_funcs xgpu_nv_mailbox_trans_msg xgpu_nv_ras_poison_handler xgpu_nv_rcvd_ras_intr xgpu_nv_ready_to_reset xgpu_nv_release_full_gpu_access xgpu_nv_req_ras_cper_dump xgpu_nv_req_ras_err_count xgpu_nv_request_full_gpu_access xgpu_nv_request_init_data xgpu_nv_request_reset xgpu_nv_send_access_requests_with_param xgpu_nv_set_mailbox_ack_irq xgpu_nv_set_mailbox_rcv_irq xgpu_nv_wait_reset xgpu_vi_init_golden_registers xgpu_vi_mailbox_ack_irq xgpu_vi_mailbox_add_irq_id xgpu_vi_mailbox_flr_work xgpu_vi_mailbox_get_irq xgpu_vi_mailbox_put_irq xgpu_vi_mailbox_rcv_irq xgpu_vi_mailbox_rcv_msg xgpu_vi_mailbox_set_irq_funcs xgpu_vi_release_full_gpu_access xgpu_vi_request_full_gpu_access xgpu_vi_request_reset xgpu_vi_send_access_requests xgpu_vi_set_mailbox_ack_irq xgpu_vi_set_mailbox_rcv_irq xgpu_vi_wait_reset_cmpl yellow_carp_clk_dpm_is_enabled yellow_carp_dpm_set_jpeg_enable yellow_carp_dpm_set_vcn_enable yellow_carp_fini_smc_tables yellow_carp_force_clk_levels yellow_carp_get_current_clk_freq yellow_carp_get_dpm_profile_freq yellow_carp_get_dpm_ultimate_freq yellow_carp_get_gfxoff_status yellow_carp_get_gpu_metrics yellow_carp_get_smu_metrics_data yellow_carp_init_smc_tables yellow_carp_is_dpm_running yellow_carp_mode2_reset yellow_carp_od_edit_dpm_table yellow_carp_post_smu_init yellow_carp_print_clk_levels yellow_carp_read_sensor yellow_carp_set_default_dpm_tables yellow_carp_set_fine_grain_gfx_freq_parameters yellow_carp_set_performance_level yellow_carp_set_ppt_funcs yellow_carp_set_soft_freq_limited_range yellow_carp_set_watermarks_table yellow_carp_system_features_control 