�� � � � �~ }�
�~ �~
�
)
?
�Q
M �� � W i 0 u @ � P � ` � h � p � x � � � � � * �
� � � � � &� 4� H�
\� p� �� �� �� �� Ԁ � �� � !� 1� A� ! P� , j� . �� 0 �� 1 �� 2 ρ 3 � 4 � 5 � 6 4� 7 N� @ g� A �� B �� C �� D ̂ E � F �� G � H 2� I L� @ Z� � :� $ @ �� ` �O � e� � k� o � w� � �� � �� � �� � �� � �� � σ � � � �� @ �� H � P � ` � : � @ �� � � � � � � $� � � 5� 0 F� Q� _� i� @ z� � �� � �� $� @ �
� � � �� �� 8 DŽ τ , �- � W � ׄ @ � �- M ��
4 � � H � X � ` �� h �� p W x
� � @� @ � H B W �
- #�
$�
I � U �
�� z (� &�
�% � g ;� (� M� Z Z� �
� �� g� ,�
�% � �� � {� .� �� T� �� ��
�% � υ 2� ޅ 2� � 2� � 2� � �
�% � �� �� 1� 8� C� 2� Y� 2� i� � ~� 2� �� 2� �� 2�
I � U �� z �� @� ن &�
�� � � C� � Z
�% � �� � � F� '� 2�
�% � 7� I� I� � \� I� n� 2� �� I�
�% � �� O� �� � Ň .�
8 �% � �� � ۇ S� � 2�
�� �� � g �� V�
�% � �� � g � X�
�� � g '� Z�
�% � �� � @� \� b� (� w� 2� df_revisions DF2 DF3 DF3p5 DF4 DF4p5 df_flags legacy_ficaa socket_id_shift_quirk heterogeneous df_config component_id_mask die_id_mask node_id_mask socket_id_mask node_id_shift die_id_shift socket_id_shift num_coh_st_maps dram_hole_base intlv_modes NOHASH_2CHAN NOHASH_4CHAN NOHASH_8CHAN DF3_6CHAN NOHASH_16CHAN NOHASH_32CHAN DF3_COD4_2CHAN_HASH DF3_COD2_4CHAN_HASH DF3_COD1_8CHAN_HASH DF4_NPS4_2CHAN_HASH DF4_NPS2_4CHAN_HASH DF4_NPS1_8CHAN_HASH DF4_NPS4_3CHAN_HASH DF4_NPS2_6CHAN_HASH DF4_NPS1_12CHAN_HASH DF4_NPS2_5CHAN_HASH DF4_NPS1_10CHAN_HASH MI3_HASH_8CHAN MI3_HASH_16CHAN MI3_HASH_32CHAN DF2_2CHAN_HASH DF4p5_NPS1_16CHAN_1K_HASH DF4p5_NPS0_24CHAN_1K_HASH DF4p5_NPS4_2CHAN_1K_HASH DF4p5_NPS2_4CHAN_1K_HASH DF4p5_NPS1_8CHAN_1K_HASH DF4p5_NPS4_3CHAN_1K_HASH DF4p5_NPS2_6CHAN_1K_HASH DF4p5_NPS1_12CHAN_1K_HASH DF4p5_NPS2_5CHAN_1K_HASH DF4p5_NPS1_10CHAN_1K_HASH DF4p5_NPS4_2CHAN_2K_HASH DF4p5_NPS2_4CHAN_2K_HASH DF4p5_NPS1_8CHAN_2K_HASH DF4p5_NPS1_16CHAN_2K_HASH DF4p5_NPS4_3CHAN_2K_HASH DF4p5_NPS2_6CHAN_2K_HASH DF4p5_NPS1_12CHAN_2K_HASH DF4p5_NPS0_24CHAN_2K_HASH DF4p5_NPS2_5CHAN_2K_HASH DF4p5_NPS1_10CHAN_2K_HASH dram_addr_map intlv_mode intlv remap_array np2_bits intlv_bit_pos num_intlv_chan num_intlv_dies num_intlv_sockets total_intlv_chan total_intlv_bits addr_ctx_inputs norm_addr socket_id coh_st_inst_id addr_ctx inst_id coh_st_fabric_id df4p5_denorm_ctx perm_shift rehash_vector mod_value base_denorm_addr div_addr current_spa resolved_spa denorm_ctx norm_offset xor_bits xor_enable col_xor row_xor bank_xor num_row_lo num_row_hi row_lo row_hi a_err norm_to_sys_param_buf bank_id __df_indirect_read add_base_and_hole amd_atl_exit amd_atl_init amd_retire_dram_row check_permutations convert_dram_to_norm_addr_mi300 convert_umc_mca_addr_to_sys_addr dehash_address denorm_addr_common denorm_addr_df4_np2 denormalize_address determine_df_rev_legacy determine_node_id df2_get_dram_addr_map df4_dehash_addr df4_determine_df_rev df4_get_dram_addr_map df4p5_dehash_addr df4p5_get_dram_addr_map df_indirect_read_broadcast df_indirect_read_instance dump_address_map dump_df_cfg find_normalized_offset get_address_map get_coh_st_id_df2 get_df_system_info get_dst_fabric_id get_global_map_data get_logical_coh_st_fabric_id get_num_intlv_chan get_umc_info_mi300 init_df4p5_denorm_ctx match_norm_addr mi300_dehash_addr norm_to_sys_addr normalize_addr_df4p5_np2 prm_umc_norm_to_sys_addr recalculate_hashed_bits_df4p5_np2 remove_base_and_hole validate_address_map 